summaryrefslogtreecommitdiff
path: root/ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc
diff options
context:
space:
mode:
authorOlivier Martin <olivier.martin@arm.com>2014-04-03 20:04:39 +0000
committeroliviermartin <oliviermartin@6f19259b-4bc3-4df7-8a09-765794883524>2014-04-03 20:04:39 +0000
commitcddd490b2345e1aad85859eb84c0ee18c7ee8fce (patch)
treec8105757ed69fe6e53dd878ced2bb3b77ed2663f /ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc
parent79480c8d7c3f3e6f10ed7853ce8bace30503899f (diff)
downloadedk2-cddd490b2345e1aad85859eb84c0ee18c7ee8fce.tar.gz
ArmPlatformPkg/ArmVExpress-FVP-AArch64: Fixed number of cores and cluster for Base and Foundation models
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15430 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc')
-rw-r--r--ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc8
1 files changed, 7 insertions, 1 deletions
diff --git a/ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc b/ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc
index dce5a389a..4bab6d62f 100644
--- a/ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc
+++ b/ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-FVP-AArch64.dsc
@@ -1,5 +1,5 @@
#
-# Copyright (c) 2011-2013, ARM Limited. All rights reserved.
+# Copyright (c) 2011-2014, ARM Limited. All rights reserved.
#
# This program and the accompanying materials
# are licensed and made available under the terms and conditions of the BSD License
@@ -80,8 +80,14 @@
gArmPlatformTokenSpaceGuid.PcdFirmwareVendor|"ARM Fixed Virtual Platform"
gEmbeddedTokenSpaceGuid.PcdEmbeddedPrompt|"ARM-FVP"
+!ifndef ARM_FOUNDATION_FVP
# Up to 8 cores on Base models. This works fine if model happens to have less.
gArmPlatformTokenSpaceGuid.PcdCoreCount|8
+ gArmPlatformTokenSpaceGuid.PcdClusterCount|2
+!else
+ # Up to 4 cores on Foundation models. This works fine if model happens to have less.
+ gArmPlatformTokenSpaceGuid.PcdCoreCount|4
+!endif
#
# NV Storage PCDs. Use base of 0x0C000000 for NOR1