summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPixelBot AutoMerger <android-nexus-securitybot@system.gserviceaccount.com>2023-06-18 18:15:03 -0700
committerSecurityBot <android-nexus-securitybot@system.gserviceaccount.com>2023-06-18 18:15:04 -0700
commit278e41b2acbb2ad81aaa921bb25816293d6a0e7c (patch)
tree4bd4c3396b53f7467050805c54023b2951a19f20
parentc82269d170d81cc8f2e7dd8e5a4bf042464c7234 (diff)
parent246783c8ee0204003ee7ba4af0fdce5cf0dc0cd2 (diff)
downloadfelix-278e41b2acbb2ad81aaa921bb25816293d6a0e7c.tar.gz
Merge android13-gs-pixel-5.10-udc into android13-gs-pixel-5.10-udc-qpr1
SBMerger: 526756187 Change-Id: I5bf6a7bf7a4ccc70d1b1616af882f1806ffd0985 Signed-off-by: SecurityBot <android-nexus-securitybot@system.gserviceaccount.com>
-rw-r--r--display/panel-samsung-ea8182-f10.c14
1 files changed, 10 insertions, 4 deletions
diff --git a/display/panel-samsung-ea8182-f10.c b/display/panel-samsung-ea8182-f10.c
index e0baba7..15ed10e 100644
--- a/display/panel-samsung-ea8182-f10.c
+++ b/display/panel-samsung-ea8182-f10.c
@@ -79,11 +79,10 @@ static const u8 vgh_7v4[] = { 0xE3, 0x12, 0x12, 0x12 };
static const u8 pixel_off[] = { 0x22 };
static const u8 normal_on[] = { 0x13 };
-static const struct exynos_dsi_cmd ea8182_f10_off_cmds[] = {
- EXYNOS_DSI_CMD(display_off, 20),
+static const struct exynos_dsi_cmd ea8182_f10_sleep_in_cmds[] = {
EXYNOS_DSI_CMD(sleep_in, 130),
};
-static DEFINE_EXYNOS_CMD_SET(ea8182_f10_off);
+static DEFINE_EXYNOS_CMD_SET(ea8182_f10_sleep_in);
static const struct exynos_dsi_cmd ea8182_f10_lp_cmds[] = {
EXYNOS_DSI_CMD(display_off, 0),
@@ -321,9 +320,16 @@ static int ea8182_f10_enable(struct drm_panel *panel)
static int ea8182_f10_disable(struct drm_panel *panel)
{
struct exynos_panel *ctx = container_of(panel, struct exynos_panel, panel);
+ const struct exynos_panel_mode *pmode = ctx->current_mode;
dev_dbg(ctx->dev, "%s\n", __func__);
+ /* exit lp mode via 0x53 cmd to avoid green flicker when adjusting voltage */
+ if (pmode && pmode->exynos_mode.is_lp_mode)
+ EXYNOS_DCS_WRITE_SEQ(ctx, MIPI_DCS_WRITE_CONTROL_DISPLAY,
+ EA8182_F10_WRCTRLD_BCTRL_BIT);
+
+ EXYNOS_DCS_WRITE_TABLE_DELAY(ctx, 20, display_off);
ea8182_f10_set_default_voltage(ctx, false);
exynos_panel_disable(panel);
@@ -799,7 +805,7 @@ const struct exynos_panel_desc samsung_ea8182_f10 = {
.min_luminance = 5,
.modes = ea8182_f10_modes,
.num_modes = ARRAY_SIZE(ea8182_f10_modes),
- .off_cmd_set = &ea8182_f10_off_cmd_set,
+ .off_cmd_set = &ea8182_f10_sleep_in_cmd_set,
.lp_mode = &ea8182_f10_lp_mode,
.lp_cmd_set = &ea8182_f10_lp_cmd_set,
.binned_lp = ea8182_f10_binned_lp,