1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2016-2018, 2020, The Linux Foundation. All rights reserved.
*/
#include <linux/regmap.h>
#include "msm_sdw.h"
static const struct reg_default msm_sdw_defaults[] = {
/* Page #10 registers */
{ MSM_SDW_PAGE_REGISTER, 0x00 },
{ MSM_SDW_TX9_SPKR_PROT_PATH_CTL, 0x02 },
{ MSM_SDW_TX9_SPKR_PROT_PATH_CFG0, 0x00 },
{ MSM_SDW_TX10_SPKR_PROT_PATH_CTL, 0x02 },
{ MSM_SDW_TX10_SPKR_PROT_PATH_CFG0, 0x00 },
{ MSM_SDW_TX11_SPKR_PROT_PATH_CTL, 0x02 },
{ MSM_SDW_TX11_SPKR_PROT_PATH_CFG0, 0x00 },
{ MSM_SDW_TX12_SPKR_PROT_PATH_CTL, 0x02 },
{ MSM_SDW_TX12_SPKR_PROT_PATH_CFG0, 0x00 },
/* Page #11 registers */
{ MSM_SDW_COMPANDER7_CTL0, 0x60 },
{ MSM_SDW_COMPANDER7_CTL1, 0xdb },
{ MSM_SDW_COMPANDER7_CTL2, 0xff },
{ MSM_SDW_COMPANDER7_CTL3, 0x35 },
{ MSM_SDW_COMPANDER7_CTL4, 0xff },
{ MSM_SDW_COMPANDER7_CTL5, 0x00 },
{ MSM_SDW_COMPANDER7_CTL6, 0x01 },
{ MSM_SDW_COMPANDER8_CTL0, 0x60 },
{ MSM_SDW_COMPANDER8_CTL1, 0xdb },
{ MSM_SDW_COMPANDER8_CTL2, 0xff },
{ MSM_SDW_COMPANDER8_CTL3, 0x35 },
{ MSM_SDW_COMPANDER8_CTL4, 0xff },
{ MSM_SDW_COMPANDER8_CTL5, 0x00 },
{ MSM_SDW_COMPANDER8_CTL6, 0x01 },
{ MSM_SDW_RX7_RX_PATH_CTL, 0x04 },
{ MSM_SDW_RX7_RX_PATH_CFG0, 0x00 },
{ MSM_SDW_RX7_RX_PATH_CFG2, 0x8f },
{ MSM_SDW_RX7_RX_VOL_CTL, 0x00 },
{ MSM_SDW_RX7_RX_PATH_MIX_CTL, 0x04 },
{ MSM_SDW_RX7_RX_VOL_MIX_CTL, 0x00 },
{ MSM_SDW_RX7_RX_PATH_SEC2, 0x00 },
{ MSM_SDW_RX7_RX_PATH_SEC3, 0x00 },
{ MSM_SDW_RX7_RX_PATH_SEC5, 0x00 },
{ MSM_SDW_RX7_RX_PATH_SEC6, 0x00 },
{ MSM_SDW_RX7_RX_PATH_SEC7, 0x00 },
{ MSM_SDW_RX7_RX_PATH_MIX_SEC1, 0x00 },
{ MSM_SDW_RX8_RX_PATH_CTL, 0x04 },
{ MSM_SDW_RX8_RX_PATH_CFG0, 0x00 },
{ MSM_SDW_RX8_RX_PATH_CFG2, 0x8f },
{ MSM_SDW_RX8_RX_VOL_CTL, 0x00 },
{ MSM_SDW_RX8_RX_PATH_MIX_CTL, 0x04 },
{ MSM_SDW_RX8_RX_VOL_MIX_CTL, 0x00 },
{ MSM_SDW_RX8_RX_PATH_SEC2, 0x00 },
{ MSM_SDW_RX8_RX_PATH_SEC3, 0x00 },
{ MSM_SDW_RX8_RX_PATH_SEC5, 0x00 },
{ MSM_SDW_RX8_RX_PATH_SEC6, 0x00 },
{ MSM_SDW_RX8_RX_PATH_SEC7, 0x00 },
{ MSM_SDW_RX8_RX_PATH_MIX_SEC1, 0x00 },
/* Page #12 registers */
{ MSM_SDW_BOOST0_BOOST_PATH_CTL, 0x00 },
{ MSM_SDW_BOOST0_BOOST_CTL, 0xb2 },
{ MSM_SDW_BOOST0_BOOST_CFG1, 0x00 },
{ MSM_SDW_BOOST0_BOOST_CFG2, 0x00 },
{ MSM_SDW_BOOST1_BOOST_PATH_CTL, 0x00 },
{ MSM_SDW_BOOST1_BOOST_CTL, 0xb2 },
{ MSM_SDW_BOOST1_BOOST_CFG1, 0x00 },
{ MSM_SDW_BOOST1_BOOST_CFG2, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_DATA_0, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_DATA_1, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_DATA_2, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_DATA_3, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_ADDR_0, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_ADDR_1, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_ADDR_2, 0x00 },
{ MSM_SDW_AHB_BRIDGE_WR_ADDR_3, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_ADDR_0, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_ADDR_1, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_ADDR_2, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_ADDR_3, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_DATA_0, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_DATA_1, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_DATA_2, 0x00 },
{ MSM_SDW_AHB_BRIDGE_RD_DATA_3, 0x00 },
{ MSM_SDW_AHB_BRIDGE_ACCESS_CFG, 0x0f },
{ MSM_SDW_AHB_BRIDGE_ACCESS_STATUS, 0x03 },
/* Page #13 registers */
{ MSM_SDW_CLK_RST_CTRL_MCLK_CONTROL, 0x00 },
{ MSM_SDW_CLK_RST_CTRL_FS_CNT_CONTROL, 0x00 },
{ MSM_SDW_CLK_RST_CTRL_SWR_CONTROL, 0x00 },
{ MSM_SDW_TOP_TOP_CFG0, 0x00 },
{ MSM_SDW_TOP_TOP_CFG1, 0x00 },
{ MSM_SDW_TOP_RX_I2S_CTL, 0x0C },
{ MSM_SDW_TOP_TX_I2S_CTL, 0x00 },
{ MSM_SDW_TOP_I2S_CLK, 0x00 },
{ MSM_SDW_TOP_RX7_PATH_INPUT0_MUX, 0x00 },
{ MSM_SDW_TOP_RX7_PATH_INPUT1_MUX, 0x00 },
{ MSM_SDW_TOP_RX8_PATH_INPUT0_MUX, 0x00 },
{ MSM_SDW_TOP_RX8_PATH_INPUT1_MUX, 0x00 },
{ MSM_SDW_TOP_FREQ_MCLK, 0x00 },
{ MSM_SDW_TOP_DEBUG_BUS_SEL, 0x00 },
{ MSM_SDW_TOP_DEBUG_EN, 0x00 },
{ MSM_SDW_TOP_I2S_RESET, 0x00 },
{ MSM_SDW_TOP_BLOCKS_RESET, 0x00 },
};
static bool msm_sdw_is_readable_register(struct device *dev, unsigned int reg)
{
return msm_sdw_reg_readable[reg];
}
static bool msm_sdw_is_writeable_register(struct device *dev, unsigned int reg)
{
return msm_sdw_reg_writeable[reg];
}
static bool msm_sdw_is_volatile_register(struct device *dev, unsigned int reg)
{
switch (reg) {
case MSM_SDW_AHB_BRIDGE_WR_DATA_0:
case MSM_SDW_AHB_BRIDGE_WR_DATA_1:
case MSM_SDW_AHB_BRIDGE_WR_DATA_2:
case MSM_SDW_AHB_BRIDGE_WR_DATA_3:
case MSM_SDW_AHB_BRIDGE_WR_ADDR_0:
case MSM_SDW_AHB_BRIDGE_WR_ADDR_1:
case MSM_SDW_AHB_BRIDGE_WR_ADDR_2:
case MSM_SDW_AHB_BRIDGE_WR_ADDR_3:
case MSM_SDW_AHB_BRIDGE_RD_DATA_0:
case MSM_SDW_AHB_BRIDGE_RD_DATA_1:
case MSM_SDW_AHB_BRIDGE_RD_DATA_2:
case MSM_SDW_AHB_BRIDGE_RD_DATA_3:
case MSM_SDW_AHB_BRIDGE_RD_ADDR_0:
case MSM_SDW_AHB_BRIDGE_RD_ADDR_1:
case MSM_SDW_AHB_BRIDGE_RD_ADDR_2:
case MSM_SDW_AHB_BRIDGE_RD_ADDR_3:
case MSM_SDW_CLK_RST_CTRL_MCLK_CONTROL:
case MSM_SDW_CLK_RST_CTRL_FS_CNT_CONTROL:
return true;
default:
return false;
}
}
const struct regmap_config msm_sdw_regmap_config = {
.reg_bits = 16,
.val_bits = 8,
.reg_stride = 4,
.cache_type = REGCACHE_RBTREE,
.reg_defaults = msm_sdw_defaults,
.num_reg_defaults = ARRAY_SIZE(msm_sdw_defaults),
.max_register = MSM_SDW_MAX_REGISTER,
.writeable_reg = msm_sdw_is_writeable_register,
.volatile_reg = msm_sdw_is_volatile_register,
.readable_reg = msm_sdw_is_readable_register,
};
|
