diff options
author | David Collins <collinsd@quicinc.com> | 2019-05-03 17:37:35 -0700 |
---|---|---|
committer | David Collins <collinsd@quicinc.com> | 2019-05-03 17:37:35 -0700 |
commit | 1c547a7e2677610ea39a6ad02f6966329c72a4e0 (patch) | |
tree | 174b4b157075313e60445ec348594cdad3859fea | |
parent | c9b4344ba2865dcd81f38221e039f2ac5a7d3ff6 (diff) | |
download | devicetree-1c547a7e2677610ea39a6ad02f6966329c72a4e0.tar.gz |
ARM: dts: msm: add SPMI debug bus for Kona boards
Add an SPMI debug bus device and associated child devices so that
consumers can have unrestricted access to the PMICs on
pre-production devices. This helps to make debugging easier.
Change-Id: Ifc49a81c548435fa5485d561208c169ca3bca257
-rw-r--r-- | qcom/kona-cdp.dtsi | 4 | ||||
-rw-r--r-- | qcom/kona-mtp.dtsi | 4 | ||||
-rw-r--r-- | qcom/kona-qrd.dtsi | 4 | ||||
-rw-r--r-- | qcom/kona.dtsi | 109 |
4 files changed, 121 insertions, 0 deletions
diff --git a/qcom/kona-cdp.dtsi b/qcom/kona-cdp.dtsi index 0c801885..facf3b6e 100644 --- a/qcom/kona-cdp.dtsi +++ b/qcom/kona-cdp.dtsi @@ -513,6 +513,10 @@ }; }; +&spmi_debug_bus { + status = "ok"; +}; + &kona_snd { qcom,model = "kona-cdp-snd-card"; qcom,audio-routing = diff --git a/qcom/kona-mtp.dtsi b/qcom/kona-mtp.dtsi index 3faec31c..9e59c50f 100644 --- a/qcom/kona-mtp.dtsi +++ b/qcom/kona-mtp.dtsi @@ -415,6 +415,10 @@ }; }; +&spmi_debug_bus { + status = "ok"; +}; + &dsi_sw43404_amoled_cmd { qcom,panel-supply-entries = <&dsi_panel_pwr_supply>; qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs"; diff --git a/qcom/kona-qrd.dtsi b/qcom/kona-qrd.dtsi index 5949ff73..7475fe42 100644 --- a/qcom/kona-qrd.dtsi +++ b/qcom/kona-qrd.dtsi @@ -511,6 +511,10 @@ }; }; +&spmi_debug_bus { + status = "ok"; +}; + &dsi_sw43404_amoled_cmd { qcom,panel-supply-entries = <&dsi_panel_pwr_supply>; qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs"; diff --git a/qcom/kona.dtsi b/qcom/kona.dtsi index 835544c7..cc4af83a 100644 --- a/qcom/kona.dtsi +++ b/qcom/kona.dtsi @@ -12,6 +12,7 @@ #include <dt-bindings/regulator/qcom,rpmh-regulator-levels.h> #include <dt-bindings/soc/qcom,ipcc.h> #include <dt-bindings/soc/qcom,rpmh-rsc.h> +#include <dt-bindings/spmi/spmi.h> #include <dt-bindings/gpio/gpio.h> #define MHZ_TO_MBPS(mhz, w) ((mhz * 1000000 * w) / (1024 * 1024)) @@ -1890,6 +1891,114 @@ cell-index = <0>; }; + spmi_debug_bus: qcom,spmi-debug@6b0f000 { + compatible = "qcom,spmi-pmic-arb-debug"; + reg = <0x6b0f000 0x60>, <0x7820a8 0x4>; + reg-names = "core", "fuse"; + clocks = <&clock_aop QDSS_CLK>; + clock-names = "core_clk"; + qcom,fuse-disable-bit = <24>; + #address-cells = <2>; + #size-cells = <0>; + status = "disabled"; + + qcom,pm8150-debug@0 { + compatible = "qcom,spmi-pmic"; + reg = <0x0 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8150-debug@1 { + compatible = "qcom,spmi-pmic"; + reg = <0x1 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8150b-debug@2 { + compatible = "qcom,spmi-pmic"; + reg = <0x2 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8150b-debug@3 { + compatible = "qcom,spmi-pmic"; + reg = <0x3 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8150l-debug@4 { + compatible = "qcom,spmi-pmic"; + reg = <0x4 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8150l-debug@5 { + compatible = "qcom,spmi-pmic"; + reg = <0x5 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pmk8002-debug@6 { + compatible = "qcom,spmi-pmic"; + reg = <0x6 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pmk8002-debug@7 { + compatible = "qcom,spmi-pmic"; + reg = <0x7 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pmxprairie-debug@8 { + compatible = "qcom,spmi-pmic"; + reg = <0x8 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pmxprairie-debug@9 { + compatible ="qcom,spmi-pmic"; + reg = <0x9 SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8009-debug@a { + compatible = "qcom,spmi-pmic"; + reg = <0xa SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + + qcom,pm8009-debug@b { + compatible = "qcom,spmi-pmic"; + reg = <0xb SPMI_USID>; + #address-cells = <2>; + #size-cells = <0>; + qcom,can-sleep; + }; + }; + ufs_ice: ufsice@1d90000 { compatible = "qcom,ice"; reg = <0x1d90000 0x8000>; |