summaryrefslogtreecommitdiff
path: root/qcom/lagoon-pinctrl.dtsi
diff options
context:
space:
mode:
authorTapas Dey <c_tdey@qti.qualcomm.com>2020-02-26 14:57:11 +0530
committerGerrit - the friendly Code Review server <code-review@localhost>2020-03-18 03:38:27 -0700
commit036ca38606a5ffcf11117a2620eee49488891a40 (patch)
tree69863d6c0b1b95cdbd3512603b5620e5cc29e4a3 /qcom/lagoon-pinctrl.dtsi
parent1442bdba8a0c329ae591f6d873eb1cc238bd2045 (diff)
downloaddevicetree-036ca38606a5ffcf11117a2620eee49488891a40.tar.gz
ARM: dts: msm: Add NFC device node for lagoon
Device node changes required on lagoon describing the GPIO configuration for Nfc controller chip. Modified corresponding Nfc device node for ATP, CDP, MTP & QRD platforms. Change-Id: Ia0d4e6c6de897ec7f56f522944f2cc7d3c3cf06e
Diffstat (limited to 'qcom/lagoon-pinctrl.dtsi')
-rw-r--r--qcom/lagoon-pinctrl.dtsi92
1 files changed, 92 insertions, 0 deletions
diff --git a/qcom/lagoon-pinctrl.dtsi b/qcom/lagoon-pinctrl.dtsi
index 28bfd055..5a224afc 100644
--- a/qcom/lagoon-pinctrl.dtsi
+++ b/qcom/lagoon-pinctrl.dtsi
@@ -295,6 +295,98 @@
};
};
+ nfc {
+ nfc_int_active: nfc_int_active {
+ /* active state */
+ mux {
+ /* GPIO 9 NFC Read Interrupt */
+ pins = "gpio9";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio9";
+ drive-strength = <2>; /* 2 MA */
+ bias-pull-up;
+ };
+ };
+
+ nfc_int_suspend: nfc_int_suspend {
+ /* sleep state */
+ mux {
+ /* GPIO 9 NFC Read Interrupt */
+ pins = "gpio9";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio9";
+ drive-strength = <2>; /* 2 MA */
+ bias-pull-up;
+ };
+ };
+
+ nfc_enable_active: nfc_enable_active {
+ /* active state */
+ mux {
+ /* 6: Enable 8: Firmware */
+ pins = "gpio6", "gpio8";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio6", "gpio8";
+ drive-strength = <2>; /* 2 MA */
+ bias-pull-up;
+ };
+ };
+
+ nfc_enable_suspend: nfc_enable_suspend {
+ /* sleep state */
+ mux {
+ /* 6: Enable 8: Firmware */
+ pins = "gpio6", "gpio8";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio6", "gpio8";
+ drive-strength = <2>; /* 2 MA */
+ bias-disable;
+ };
+ };
+
+ nfc_clk_req_active: nfc_clk_req_active {
+ /* active state */
+ mux {
+ /* GPIO 7: NFC CLOCK REQUEST */
+ pins = "gpio7";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio7";
+ drive-strength = <2>; /* 2 MA */
+ bias-pull-up;
+ };
+ };
+
+ nfc_clk_req_suspend: nfc_clk_req_suspend {
+ /* sleep state */
+ mux {
+ /* GPIO 7: NFC CLOCK REQUEST */
+ pins = "gpio7";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio7";
+ drive-strength = <2>; /* 2 MA */
+ bias-disable;
+ };
+ };
+ };
+
qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
qupv3_se2_i2c_active: qupv3_se2_i2c_active {
mux {