summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--bindings/misc/qcom,qrc.txt13
-rw-r--r--qcom/kona-pinctrl.dtsi84
-rw-r--r--qcom/kona-qupv3.dtsi21
-rw-r--r--qcom/kona-v2.1-iot-rb5.dtsi8
4 files changed, 126 insertions, 0 deletions
diff --git a/bindings/misc/qcom,qrc.txt b/bindings/misc/qcom,qrc.txt
new file mode 100644
index 00000000..61980793
--- /dev/null
+++ b/bindings/misc/qcom,qrc.txt
@@ -0,0 +1,13 @@
+Qualcomm Technologies, Inc. qrc driver
+
+Driver for QTI robotic controller.
+
+Required properties:
+
+compatible = "qcom,qrc-uart";
+
+Example:
+
+qrc: qcom,qrc_uart {
+ compatible = "qcom,qrc-uart";
+};
diff --git a/qcom/kona-pinctrl.dtsi b/qcom/kona-pinctrl.dtsi
index f1a7ade3..5d89142b 100644
--- a/qcom/kona-pinctrl.dtsi
+++ b/qcom/kona-pinctrl.dtsi
@@ -213,6 +213,89 @@
};
};
+ qupv3_se13_4uart_pins: qupv3_se13_4uart_pins {
+ qupv3_se13_default_cts:
+ qupv3_se13_default_cts {
+ mux {
+ pins = "gpio36";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio36";
+ drive-strength = <2>;
+ bias-disable;
+ };
+ };
+
+ qupv3_se13_default_rtsrx:
+ qupv3_se13_default_rtsrx {
+ mux {
+ pins = "gpio37", "gpio39";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio37", "gpio39";
+ drive-strength = <2>;
+ bias-pull-down;
+ };
+ };
+
+ qupv3_se13_default_tx:
+ qupv3_se13_default_tx {
+ mux {
+ pins = "gpio38";
+ function = "gpio";
+ };
+
+ config {
+ pins = "gpio38";
+ drive-strength = <2>;
+ bias-pull-up;
+ };
+ };
+
+ qupv3_se13_ctsrx: qupv3_se13_ctsrx {
+ mux {
+ pins = "gpio36", "gpio39";
+ function = "qup13";
+ };
+
+ config {
+ pins = "gpio36", "gpio39";
+ drive-strength = <2>;
+ bias-disable;
+ };
+ };
+
+ qupv3_se13_rts: qupv3_se13_rts {
+ mux {
+ pins = "gpio37";
+ function = "qup13";
+ };
+
+ config {
+ pins = "gpio37";
+ drive-strength = <2>;
+ bias-pull-down;
+ };
+ };
+
+ qupv3_se13_tx: qupv3_se13_tx {
+ mux {
+ pins = "gpio38";
+ function = "qup13";
+ };
+
+ config {
+ pins = "gpio38";
+ drive-strength = <2>;
+ bias-pull-up;
+ };
+ };
+ };
+
qupv3_se12_2uart_pins: qupv3_se12_2uart_pins {
qupv3_se12_2uart_active: qupv3_se12_2uart_active {
mux {
@@ -241,6 +324,7 @@
};
};
+
qupv3_se17_4uart_pins: qupv3_se17_4uart_pins {
qupv3_se17_ctsrx: qupv3_se17_ctsrx {
mux {
diff --git a/qcom/kona-qupv3.dtsi b/qcom/kona-qupv3.dtsi
index 8c1f34eb..2b30fff2 100644
--- a/qcom/kona-qupv3.dtsi
+++ b/qcom/kona-qupv3.dtsi
@@ -485,6 +485,27 @@
qcom,change-sampling-rate;
status = "disabled";
};
+ qupv3_se13_4uart: qcom,qup_uart@a94000 {
+ compatible = "qcom,msm-geni-serial-hs";
+ reg = <0xa94000 0x4000>;
+ reg-names = "se_phys";
+ clock-names = "se-clk", "m-ahb", "s-ahb";
+ clocks = <&clock_gcc GCC_QUPV3_WRAP1_S5_CLK>,
+ <&clock_gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
+ <&clock_gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
+ pinctrl-names = "default", "active", "sleep";
+ pinctrl-0 = <&qupv3_se13_default_cts>,
+ <&qupv3_se13_default_rtsrx>, <&qupv3_se13_default_tx>;
+ pinctrl-1 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
+ <&qupv3_se13_tx>;
+ pinctrl-2 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
+ <&qupv3_se13_tx>;
+ interrupts-extended = <&intc GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>,
+ <&tlmm 39 0>;
+ status = "disabled";
+ qcom,wakeup-byte = <0xFD>;
+ qcom,wrapper-core = <&qupv3_1>;
+ };
/* I2C */
qupv3_se8_i2c: i2c@a80000 {
diff --git a/qcom/kona-v2.1-iot-rb5.dtsi b/qcom/kona-v2.1-iot-rb5.dtsi
index c34d57b2..227ead57 100644
--- a/qcom/kona-v2.1-iot-rb5.dtsi
+++ b/qcom/kona-v2.1-iot-rb5.dtsi
@@ -14,6 +14,14 @@
status = "ok";
};
+&qupv3_se13_4uart {
+ status = "ok";
+ qrc:qrc@100 {
+ compatible = "qcom,qrc-uart";
+ status = "ok";
+ };
+};
+
&pm8150l_gpios {
lt9611_rst_pin_out {
lt9611_rst_pin_out_default: lt9611_rst_pin_out_default {