From 1fb686aa0ff55e873336440b2172a8f38a458aad Mon Sep 17 00:00:00 2001
From: Daniel Price <danielprice@google.com>
Date: Wed, 17 May 2023 23:56:26 +0000
Subject: ARM: dts: msm: Add interconnect node for ddr-dcvs

This adds interconnect node for qcom_ddr_dcvs_hw

Change-Id: Iaa61bbff517f191fa2627be5dda5e84518eae9b2
Co-authored-by: Ruchira Revdekar <rrevdeka@qti.qualcomm.com>
Signed-off-by: Daniel Price <danielprice@google.com>
---
 qcom/monaco.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/qcom/monaco.dtsi b/qcom/monaco.dtsi
index 3bd671a8..14186372 100755
--- a/qcom/monaco.dtsi
+++ b/qcom/monaco.dtsi
@@ -2051,6 +2051,7 @@
 			ddr_dcvs_sp: sp {
 				compatible = "qcom,dcvs-path";
 				qcom,dcvs-path-type = <0>;
+				interconnects = <&bimc MASTER_AMPSS_M0 &bimc SLAVE_EBI_CH0>;
 			};
 		};
 	};
-- 
cgit v1.2.3