1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
Qualcomm Technologies, Inc. MSM8939 CPU clock tree
clock-cpu-8939 is a device that represents the MSM8939 or MSM8952 CPU
subsystem clock tree. It lists the various power supplies that need to be
scaled when the clocks are scaled and also other HW specific parameters like
fmax tables, avs settings table, etc.
Required properties:
- compatible: Must be one of "qcom,clock-cpu-8939" or
"qcom,cpu-clock-8952", "qcom,cpu-clock-8917",
"qcom,cpu-clock-sdm439", "qcom,cpu-clock-sdm429".
- reg: Pairs of physical base addresses and region sizes of
memory mapped registers.
- reg-names: Names of the bases for the above registers. Expected
bases are:
"apcs-c0-rcg-base", "apcs-c1-rcg-base",
"apcs-cci-rcg-base", "efuse", "efuse1", "efuse2"
- vdd-c0-supply: The regulator powering the little cluster
- vdd-c1-supply: The regulator powering the big cluster
- vdd-cci-supply: The regulator powering the CCI cluster
- qcom,speedX-bin-vY-ZZZ:
A table of CPU frequency (Hz) to voltage (corner)
mapping that represents the max frequency possible
for each supported voltage level for a CPU. 'X' is
the speed bin into which the device falls into - a
bin will have unique frequency-voltage relationships.
'Y' is the characterization version, implying that
characterization (deciding what speed bin a device
falls into) methods and/or encoding may change. The
values 'X' and 'Y' are read from efuse registers, and
the right table is picked from multiple possible tables.
'ZZZ' can be c1, c0 or cci depending on whether the table
is for the big cluster, little cluster or cci.
Optional properties:
- qcom,cpu-pcnoc-vote: Boolean to indicate cpu clocks would need to keep
active pcnoc vote.
- qcom,num-cluster: Boolean to indicate cpu clock code is used for single
cluster.
Example:
clock_cpu: qcom,cpu-clock-8939@f9015000 {
compatible = "qcom,cpu-clock-8939";
reg = <0xf9015000 0x1000>,
<0xf9016000 0x1000>,
<0xf9011000 0x1000>,
<0xf900d000 0x1000>,
<0xf900f000 0x1000>,
<0xf9112000 0x1000>;
reg-names = "apcs-c0-rcg-base", "apcs-c1-rcg-base",
"apcs-cci-rcg-base", "efuse", "efuse1",
"efuse2";
vdd-c0-supply = <&apc_vreg_corner>;
vdd-c1-supply = <&apc_vreg_corner>;
vdd-cci-supply = <&apc_vreg_corner>;
qcom,speed0-bin-v0-c0 =
< 0 0>,
< 384000000 1>,
< 787200000 2>,
<1286400000 3>;
qcom,speed0-bin-v0-c1 =
< 0 0>,
< 384000000 1>,
< 787200000 2>,
<1785600000 3>;
qcom,speed0-bin-v0-cci =
< 0 0>,
< 150000000 1>,
< 300000000 2>,
< 600000000 3>;
clocks = <&clock_gcc clk_gpll0_ao>,
<&clock_gcc clk_a53ss_c0_pll>,
<&clock_gcc clk_gpll0_ao>,
<&clock_gcc clk_a53ss_c1_pll>,
<&clock_gcc clk_gpll0_ao>,
<&clock_gcc clk_a53ss_cci_pll>;
clock-names = "clk-c0-4", "clk-c0-5",
"clk-c1-4", "clk-c1-5",
"clk-cci-4", "clk-cci-5";
#clock-cells = <1>;
};
|
