1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
|
#include <dt-bindings/phy/qcom,usb3-5nm-qmp-uni.h>
#include <dt-bindings/phy/qcom,usb4-5nm-qmp-combo.h>
&soc {
usb0: ssusb@a600000 {
compatible = "qcom,dwc-usb3-msm";
reg = <0xa600000 0x100000>;
reg-names = "core_base";
iommus = <&apps_smmu 0x0820 0x0>;
qcom,iommu-dma = "atomic";
qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
#address-cells = <1>;
#size-cells = <1>;
ranges;
dma-ranges;
interrupts-extended = <&pdc 14 IRQ_TYPE_EDGE_RISING>,
<&intc GIC_SPI 804 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 138 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 15 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
"ss_phy_irq", "dm_hs_phy_irq";
qcom,use-pdc-interrupts;
USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
clocks = <&gcc GCC_USB30_PRIM_MASTER_CLK>,
<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
<&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
<&gcc GCC_USB30_PRIM_SLEEP_CLK>,
<&gcc GCC_AGGRE_USB_NOC_AXI_CLK>,
<&gcc GCC_AGGRE_USB_NOC_NORTH_AXI_CLK>,
<&gcc GCC_AGGRE_USB_NOC_SOUTH_AXI_CLK>,
<&gcc GCC_SYS_NOC_USB_AXI_CLK>;
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
"utmi_clk", "sleep_clk", "noc_aggr_clk",
"noc_aggr_north_clk", "noc_aggr_south_clk",
"noc_sys_clk";
resets = <&gcc GCC_USB30_PRIM_BCR>;
reset-names = "core_reset";
qcom,core-clk-rate = <200000000>;
qcom,core-clk-rate-hs = <66666667>;
qcom,dwc-usb3-msm-tx-fifo-size = <27696>;
qcom,ignore-wakeup-src-in-hostmode;
interconnect-names = "usb-ddr", "ddr-usb";
interconnects = <&aggre1_noc MASTER_USB3_0 &mc_virt SLAVE_EBI1>,
<&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_USB3_0>;
dwc3@a600000 {
compatible = "snps,dwc3";
reg = <0xa600000 0xd93c>;
interrupts = <GIC_SPI 803 IRQ_TYPE_LEVEL_HIGH>;
usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy0>;
linux,sysdev_is_parent;
snps,disable-clk-gating;
snps,has-lpm-erratum;
snps,hird-threshold = /bits/ 8 <0x0>;
snps,ssp-u3-u0-quirk;
snps,is-utmi-l1-suspend;
snps,usb2-gadget-lpm-disable;
snps,dis-u1-entry-quirk;
snps,dis-u2-entry-quirk;
tx-fifo-resize;
maximum-speed = "super-speed-plus";
dr_mode = "otg";
};
};
/* Primary USB port related High Speed PHY */
usb2_phy0: hsphy@88e5000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x88e5000 0x120>;
reg-names = "hsusb_phy_base";
vdd-supply = <&L5A0>;
vdda18-supply = <&L7A0>;
vdda33-supply = <&L13A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
clocks = <&rpmhcc RPMH_CXO_CLK>;
clock-names = "ref_clk_src";
resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xe6 0x6c /* override_x0 */
0x0b 0x70 /* override_x1 */
0x17 0x74>; /* override x2 */
};
/* Primary USB port related USB4-USB3-DP PHY */
usb_qmp_dp_phy0: ssphy@88eb000 {
compatible = "qcom,usb-ssphy-qmp-dp-combo";
reg = <0x88eb000 0x4000>;
reg-names = "qmp_phy_base";
vdd-supply = <&L5A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
qcom,vdd-max-load-uA = <47000>;
core-supply = <&L3A0>;
clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>,
<&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>,
<&gcc GCC_USB3_PRIM_PHY_PIPE_CLK_SRC>,
<&usb3_phy_wrapper_gcc_usb30_pipe_clk>,
<&rpmhcc RPMH_CXO_CLK>,
<&gcc GCC_USB4_EUD_CLKREF_CLK>,
<&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>;
clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
"pipe_clk_ext_src", "ref_clk_src",
"ref_clk", "com_aux_clk";
resets = <&gcc GCC_USB4_DP_PHY_PRIM_BCR>,
<&gcc GCC_USB3_PHY_PRIM_BCR>;
reset-names = "global_phy_reset", "phy_reset";
qcom,qmp-phy-reg-offset =
<USB3_PCS_PCS_STATUS1
USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL
USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR
USB3_PCS_POWER_DOWN_CONTROL
USB3_PCS_SW_RESET
USB3_PCS_START_CONTROL
0xffff /* USB3_PHY_PCS_MISC_TYPEC_CTRL */
USB43DP_COM_POWER_DOWN_CTRL
USB43DP_COM_SW_RESET
USB43DP_COM_RESET_OVRD_CTRL1
USB43DP_COM_PHY_MODE_CTRL
USB43DP_COM_TYPEC_CTRL
USB3_PCS_CLAMP_ENABLE
USB43DP_COM_TYPEC_STATUS>;
qcom,qmp-phy-init-seq =
/* <reg_offset, value, delay> */
<USB3_QSERDES_PLL_SSC_EN_CENTER 0x01 0
USB3_QSERDES_PLL_SSC_PER1 0x31 0
USB3_QSERDES_PLL_SSC_PER2 0x01 0
USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0 0xFD 0
USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0 0x0D 0
USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1 0xFD 0
USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1 0x0D 0
USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE 0x0A 0
USB3_QSERDES_PLL_CP_CTRL_MODE0 0x02 0
USB3_QSERDES_PLL_CP_CTRL_MODE1 0x02 0
USB3_QSERDES_PLL_PLL_RCTRL_MODE0 0x16 0
USB3_QSERDES_PLL_PLL_RCTRL_MODE1 0x16 0
USB3_QSERDES_PLL_PLL_CCTRL_MODE0 0x36 0
USB3_QSERDES_PLL_PLL_CCTRL_MODE1 0x36 0
USB3_QSERDES_PLL_SYSCLK_EN_SEL 0x1A 0
USB3_QSERDES_PLL_LOCK_CMP_EN 0x04 0
USB3_QSERDES_PLL_LOCK_CMP1_MODE0 0x14 0
USB3_QSERDES_PLL_LOCK_CMP2_MODE0 0x34 0
USB3_QSERDES_PLL_LOCK_CMP1_MODE1 0x34 0
USB3_QSERDES_PLL_LOCK_CMP2_MODE1 0x82 0
USB3_QSERDES_PLL_DEC_START_MODE0 0x04 0
USB3_QSERDES_PLL_DEC_START_MSB_MODE0 0x01 0
USB3_QSERDES_PLL_DEC_START_MODE1 0x04 0
USB3_QSERDES_PLL_DEC_START_MSB_MODE1 0x01 0
USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0 0x55 0
USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0 0xD5 0
USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0 0x05 0
USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1 0x55 0
USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1 0xD5 0
USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1 0x05 0
USB3_QSERDES_PLL_VCO_TUNE_MAP 0x02 0
USB3_QSERDES_PLL_VCO_TUNE1_MODE0 0xD4 0
USB3_QSERDES_PLL_VCO_TUNE2_MODE0 0x00 0
USB3_QSERDES_PLL_VCO_TUNE1_MODE1 0xD4 0
USB3_QSERDES_PLL_VCO_TUNE2_MODE1 0x00 0
USB3_QSERDES_PLL_HSCLK_SEL 0x13 0
USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL 0x00 0
USB3_QSERDES_PLL_CORECLK_DIV_MODE0 0x0A 0
USB3_QSERDES_PLL_CORECLK_DIV_MODE1 0x04 0
USB3_QSERDES_PLL_CORE_CLK_EN 0x60 0
USB3_QSERDES_PLL_CMN_CONFIG 0x76 0
USB3_QSERDES_PLL_PLL_IVCO 0xFF 0
USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0 0x20 0
USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1 0x20 0
USB3_QSERDES_PLL_VCO_TUNE_INITVAL2 0x00 0
USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2 0x01 0
USB3_QSERDES_PLL_SVS_MODE_CLK_SEL 0x0A 0
USB43DP_QSERDES_TXA_LANE_MODE_1 0x05 0
USB43DP_QSERDES_TXA_LANE_MODE_2 0xC2 0
USB43DP_QSERDES_TXA_LANE_MODE_3 0x10 0
USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX 0x1F 0
USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX 0x0A 0
USB43DP_QSERDES_RXA_SIGDET_CNTRL 0x04 0
USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB43DP_QSERDES_RXA_SIGDET_ENABLES 0x00 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0 0xD2 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1 0xD2 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2 0xDB 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3 0x21 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4 0x3F 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5 0x80 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6 0x45 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7 0x00 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0 0x6B 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1 0x63 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2 0xB6 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3 0x23 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4 0x35 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5 0x30 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6 0x8E 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7 0x00 0
USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE 0x00 0
USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2 0x80 0
USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE 0x1B 0
USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS 0x15 0
USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2 0x0A 0
USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET 0x7C 0
USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1 0x00 0
USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL 0x0D 0
USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1 0x00 0
USB43DP_QSERDES_RXA_DFE_3 0x45 0
USB43DP_QSERDES_RXA_GM_CAL 0x09 0
USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2 0x09 0
USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2 0x05 0
USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32 0x3F 0
USB43DP_QSERDES_TXB_LANE_MODE_1 0x05 0
USB43DP_QSERDES_TXB_LANE_MODE_2 0xC2 0
USB43DP_QSERDES_TXB_LANE_MODE_3 0x10 0
USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX 0x1F 0
USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX 0x0A 0
USB43DP_QSERDES_RXB_SIGDET_CNTRL 0x04 0
USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB43DP_QSERDES_RXB_SIGDET_ENABLES 0x00 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0 0xD2 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1 0xD2 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2 0xDB 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3 0x21 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4 0x3F 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5 0x80 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6 0x45 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7 0x00 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0 0x6B 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1 0x63 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2 0xB6 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3 0x23 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4 0x35 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5 0x30 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6 0x8E 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7 0x00 0
USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE 0x00 0
USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2 0x80 0
USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE 0x1B 0
USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS 0x15 0
USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2 0x0A 0
USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET 0x7C 0
USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1 0x00 0
USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL 0x0D 0
USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1 0x00 0
USB43DP_QSERDES_RXB_DFE_3 0x45 0
USB43DP_QSERDES_RXB_GM_CAL 0x09 0
USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2 0x09 0
USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2 0x05 0
USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32 0x3F 0
USB3_PCS_RCVR_DTCT_DLY_P1U2_L 0xE7 0
USB3_PCS_RCVR_DTCT_DLY_P1U2_H 0x03 0
USB3_PCS_LOCK_DETECT_CONFIG1 0xD0 0
USB3_PCS_LOCK_DETECT_CONFIG2 0x07 0
USB3_PCS_LOCK_DETECT_CONFIG3 0x20 0
USB3_PCS_LOCK_DETECT_CONFIG6 0x13 0
USB3_PCS_REFGEN_REQ_CONFIG1 0x21 0
USB3_PCS_RX_SIGDET_LVL 0xAA 0
USB3_PCS_RX_CONFIG 0x0A 0
USB3_PCS_ALIGN_DETECT_CONFIG1 0x88 0
USB3_PCS_ALIGN_DETECT_CONFIG2 0x13 0
USB3_PCS_PCS_TX_RX_CONFIG 0x0C 0
USB3_PCS_EQ_CONFIG1 0x4B 0
USB3_PCS_EQ_CONFIG5 0x10 0
USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0xF8 0
USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x07 0
0xffffffff 0xffffffff 0x00>;
};
usb_nop_phy: usb_nop_phy {
compatible = "usb-nop-xceiv";
};
usb1: ssusb@a800000 {
compatible = "qcom,dwc-usb3-msm";
reg = <0xa800000 0x100000>;
reg-names = "core_base";
iommus = <&apps_smmu 0x0860 0x0>;
qcom,iommu-dma = "atomic";
qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
#address-cells = <1>;
#size-cells = <1>;
ranges;
dma-ranges;
interrupts-extended = <&pdc 12 IRQ_TYPE_EDGE_RISING>,
<&intc GIC_SPI 811 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 136 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 13 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
"ss_phy_irq", "dm_hs_phy_irq";
qcom,use-pdc-interrupts;
USB3_GDSC-supply = <&gcc_usb30_sec_gdsc>;
clocks = <&gcc GCC_USB30_SEC_MASTER_CLK>,
<&gcc GCC_CFG_NOC_USB3_SEC_AXI_CLK>,
<&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>,
<&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>,
<&gcc GCC_USB30_SEC_SLEEP_CLK>,
<&gcc GCC_AGGRE_USB_NOC_AXI_CLK>,
<&gcc GCC_AGGRE_USB_NOC_NORTH_AXI_CLK>,
<&gcc GCC_AGGRE_USB_NOC_SOUTH_AXI_CLK>,
<&gcc GCC_SYS_NOC_USB_AXI_CLK>;
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
"utmi_clk", "sleep_clk", "noc_aggr_clk",
"noc_aggr_north_clk", "noc_aggr_south_clk",
"noc_sys_clk";
resets = <&gcc GCC_USB30_SEC_BCR>;
reset-names = "core_reset";
qcom,core-clk-rate = <200000000>;
qcom,core-clk-rate-hs = <66666667>;
qcom,dwc-usb3-msm-tx-fifo-size = <27696>;
qcom,ignore-wakeup-src-in-hostmode;
qcom,default-mode-host;
interconnect-names = "usb-ddr", "ddr-usb";
interconnects = <&aggre1_noc MASTER_USB3_1 &mc_virt SLAVE_EBI1>,
<&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_USB3_1>;
dwc3@a800000 {
compatible = "snps,dwc3";
reg = <0xa800000 0xd93c>;
interrupts = <GIC_SPI 810 IRQ_TYPE_LEVEL_HIGH>;
usb-phy = <&usb2_phy1>, <&usb_qmp_dp_phy1>;
linux,sysdev_is_parent;
snps,disable-clk-gating;
snps,has-lpm-erratum;
snps,hird-threshold = /bits/ 8 <0x0>;
snps,ssp-u3-u0-quirk;
snps,is-utmi-l1-suspend;
snps,usb2-gadget-lpm-disable;
snps,dis-u1-entry-quirk;
snps,dis-u2-entry-quirk;
tx-fifo-resize;
maximum-speed = "super-speed-plus";
dr_mode = "otg";
};
};
/* Secondary USB port related High Speed PHY */
usb2_phy1: hsphy@8902000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x8902000 0x120>;
reg-names = "hsusb_phy_base";
vdd-supply = <&L1C0>;
vdda18-supply = <&L7C0>;
vdda33-supply = <&L2C0>;
qcom,vdd-voltage-level = <0 912000 912000>;
clocks = <&rpmhcc RPMH_CXO_CLK>;
clock-names = "ref_clk_src";
resets = <&gcc GCC_USB2_PHY_SEC_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xe6 0x6c /* override_x0 */
0x0b 0x70 /* override_x1 */
0x17 0x74>; /* override x2 */
};
/* Secondary USB port related USB4-USB3-DP PHY */
usb_qmp_dp_phy1: ssphy@8903000 {
compatible = "qcom,usb-ssphy-qmp-dp-combo";
reg = <0x8903000 0x4000>;
reg-names = "qmp_phy_base";
vdd-supply = <&L1C0>;
qcom,vdd-voltage-level = <0 912000 912000>;
qcom,vdd-max-load-uA = <47000>;
core-supply = <&L4C0>;
clocks = <&gcc GCC_USB3_SEC_PHY_AUX_CLK>,
<&gcc GCC_USB3_SEC_PHY_PIPE_CLK>,
<&gcc GCC_USB3_SEC_PHY_PIPE_CLK_SRC>,
<&usb3_uni_phy_sec_gcc_usb30_pipe_clk>,
<&rpmhcc RPMH_CXO_CLK>,
<&gcc GCC_USB4_CLKREF_CLK>,
<&gcc GCC_USB3_SEC_PHY_COM_AUX_CLK>;
clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
"pipe_clk_ext_src", "ref_clk_src",
"ref_clk", "com_aux_clk";
resets = <&gcc GCC_USB4_1_DP_PHY_PRIM_BCR>,
<&gcc GCC_USB3_PHY_SEC_BCR>;
reset-names = "global_phy_reset", "phy_reset";
qcom,qmp-phy-reg-offset =
<USB3_PCS_PCS_STATUS1
USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL
USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR
USB3_PCS_POWER_DOWN_CONTROL
USB3_PCS_SW_RESET
USB3_PCS_START_CONTROL
0xffff /* USB3_PHY_PCS_MISC_TYPEC_CTRL */
USB43DP_COM_POWER_DOWN_CTRL
USB43DP_COM_SW_RESET
USB43DP_COM_RESET_OVRD_CTRL1
USB43DP_COM_PHY_MODE_CTRL
USB43DP_COM_TYPEC_CTRL
USB3_PCS_CLAMP_ENABLE
USB43DP_COM_TYPEC_STATUS>;
qcom,qmp-phy-init-seq =
/* <reg_offset, value, delay> */
<USB3_QSERDES_PLL_SSC_EN_CENTER 0x01 0
USB3_QSERDES_PLL_SSC_PER1 0x31 0
USB3_QSERDES_PLL_SSC_PER2 0x01 0
USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0 0xFD 0
USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0 0x0D 0
USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1 0xFD 0
USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1 0x0D 0
USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE 0x0A 0
USB3_QSERDES_PLL_CP_CTRL_MODE0 0x02 0
USB3_QSERDES_PLL_CP_CTRL_MODE1 0x02 0
USB3_QSERDES_PLL_PLL_RCTRL_MODE0 0x16 0
USB3_QSERDES_PLL_PLL_RCTRL_MODE1 0x16 0
USB3_QSERDES_PLL_PLL_CCTRL_MODE0 0x36 0
USB3_QSERDES_PLL_PLL_CCTRL_MODE1 0x36 0
USB3_QSERDES_PLL_SYSCLK_EN_SEL 0x1A 0
USB3_QSERDES_PLL_LOCK_CMP_EN 0x04 0
USB3_QSERDES_PLL_LOCK_CMP1_MODE0 0x14 0
USB3_QSERDES_PLL_LOCK_CMP2_MODE0 0x34 0
USB3_QSERDES_PLL_LOCK_CMP1_MODE1 0x34 0
USB3_QSERDES_PLL_LOCK_CMP2_MODE1 0x82 0
USB3_QSERDES_PLL_DEC_START_MODE0 0x04 0
USB3_QSERDES_PLL_DEC_START_MSB_MODE0 0x01 0
USB3_QSERDES_PLL_DEC_START_MODE1 0x04 0
USB3_QSERDES_PLL_DEC_START_MSB_MODE1 0x01 0
USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0 0x55 0
USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0 0xD5 0
USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0 0x05 0
USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1 0x55 0
USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1 0xD5 0
USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1 0x05 0
USB3_QSERDES_PLL_VCO_TUNE_MAP 0x02 0
USB3_QSERDES_PLL_VCO_TUNE1_MODE0 0xD4 0
USB3_QSERDES_PLL_VCO_TUNE2_MODE0 0x00 0
USB3_QSERDES_PLL_VCO_TUNE1_MODE1 0xD4 0
USB3_QSERDES_PLL_VCO_TUNE2_MODE1 0x00 0
USB3_QSERDES_PLL_HSCLK_SEL 0x13 0
USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL 0x00 0
USB3_QSERDES_PLL_CORECLK_DIV_MODE0 0x0A 0
USB3_QSERDES_PLL_CORECLK_DIV_MODE1 0x04 0
USB3_QSERDES_PLL_CORE_CLK_EN 0x60 0
USB3_QSERDES_PLL_CMN_CONFIG 0x76 0
USB3_QSERDES_PLL_PLL_IVCO 0xFF 0
USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0 0x20 0
USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1 0x20 0
USB3_QSERDES_PLL_VCO_TUNE_INITVAL2 0x00 0
USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2 0x01 0
USB3_QSERDES_PLL_SVS_MODE_CLK_SEL 0x0A 0
USB43DP_QSERDES_TXA_LANE_MODE_1 0x05 0
USB43DP_QSERDES_TXA_LANE_MODE_2 0xC2 0
USB43DP_QSERDES_TXA_LANE_MODE_3 0x10 0
USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX 0x1F 0
USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX 0x0A 0
USB43DP_QSERDES_RXA_SIGDET_CNTRL 0x04 0
USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB43DP_QSERDES_RXA_SIGDET_ENABLES 0x00 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0 0xD2 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1 0xD2 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2 0xDB 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3 0x21 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4 0x3F 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5 0x80 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6 0x45 0
USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7 0x00 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0 0x6B 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1 0x63 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2 0xB6 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3 0x23 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4 0x35 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5 0x30 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6 0x8E 0
USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7 0x00 0
USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE 0x00 0
USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2 0x80 0
USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE 0x1B 0
USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS 0x15 0
USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2 0x0A 0
USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET 0x7C 0
USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1 0x00 0
USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL 0x0D 0
USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1 0x00 0
USB43DP_QSERDES_RXA_DFE_3 0x45 0
USB43DP_QSERDES_RXA_GM_CAL 0x09 0
USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2 0x09 0
USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2 0x05 0
USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32 0x3F 0
USB43DP_QSERDES_TXB_LANE_MODE_1 0x05 0
USB43DP_QSERDES_TXB_LANE_MODE_2 0xC2 0
USB43DP_QSERDES_TXB_LANE_MODE_3 0x10 0
USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX 0x1F 0
USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX 0x0A 0
USB43DP_QSERDES_RXB_SIGDET_CNTRL 0x04 0
USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB43DP_QSERDES_RXB_SIGDET_ENABLES 0x00 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0 0xD2 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1 0xD2 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2 0xDB 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3 0x21 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4 0x3F 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5 0x80 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6 0x45 0
USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7 0x00 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0 0x6B 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1 0x63 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2 0xB6 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3 0x23 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4 0x35 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5 0x30 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6 0x8E 0
USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7 0x00 0
USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE 0x00 0
USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2 0x80 0
USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE 0x1B 0
USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS 0x15 0
USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2 0x0A 0
USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET 0x7C 0
USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1 0x00 0
USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL 0x0D 0
USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1 0x00 0
USB43DP_QSERDES_RXB_DFE_3 0x45 0
USB43DP_QSERDES_RXB_GM_CAL 0x09 0
USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2 0x09 0
USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2 0x05 0
USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32 0x3F 0
USB3_PCS_RCVR_DTCT_DLY_P1U2_L 0xE7 0
USB3_PCS_RCVR_DTCT_DLY_P1U2_H 0x03 0
USB3_PCS_LOCK_DETECT_CONFIG1 0xD0 0
USB3_PCS_LOCK_DETECT_CONFIG2 0x07 0
USB3_PCS_LOCK_DETECT_CONFIG3 0x20 0
USB3_PCS_LOCK_DETECT_CONFIG6 0x13 0
USB3_PCS_REFGEN_REQ_CONFIG1 0x21 0
USB3_PCS_RX_SIGDET_LVL 0xAA 0
USB3_PCS_RX_CONFIG 0x0A 0
USB3_PCS_ALIGN_DETECT_CONFIG1 0x88 0
USB3_PCS_ALIGN_DETECT_CONFIG2 0x13 0
USB3_PCS_PCS_TX_RX_CONFIG 0x0C 0
USB3_PCS_EQ_CONFIG1 0x4B 0
USB3_PCS_EQ_CONFIG5 0x10 0
USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0xF8 0
USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x07 0
0xffffffff 0xffffffff 0x00>;
};
/* Tertiary USB port related controller */
usb2: ssusb@a400000 {
compatible = "qcom,dwc-usb3-msm";
reg = <0xa400000 0x100000>;
reg-names = "core_base";
iommus = <&apps_smmu 0x0800 0x0>;
qcom,iommu-dma = "atomic";
qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
#address-cells = <1>;
#size-cells = <1>;
ranges;
dma-ranges;
interrupts-extended = <&pdc 127 IRQ_TYPE_EDGE_RISING>,
<&pdc 126 IRQ_TYPE_EDGE_RISING>,
<&pdc 129 IRQ_TYPE_EDGE_RISING>,
<&pdc 128 IRQ_TYPE_EDGE_RISING>,
<&pdc 131 IRQ_TYPE_EDGE_RISING>,
<&pdc 130 IRQ_TYPE_EDGE_RISING>,
<&pdc 133 IRQ_TYPE_EDGE_RISING>,
<&pdc 132 IRQ_TYPE_EDGE_RISING>,
<&pdc 16 IRQ_TYPE_LEVEL_HIGH>,
<&pdc 17 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "dp_hs_phy_irq", "dm_hs_phy_irq",
"dp_hs_phy_irq1", "dm_hs_phy_irq1",
"dp_hs_phy_irq2", "dm_hs_phy_irq2",
"dp_hs_phy_irq3", "dm_hs_phy_irq3",
"ss_phy_irq", "ss_phy_irq1";
qcom,use-pdc-interrupts;
USB3_GDSC-supply = <&gcc_usb30_mp_gdsc>;
clocks = <&gcc GCC_USB30_MP_MASTER_CLK>,
<&gcc GCC_CFG_NOC_USB3_MP_AXI_CLK>,
<&gcc GCC_AGGRE_USB3_MP_AXI_CLK>,
<&gcc GCC_USB30_MP_MOCK_UTMI_CLK>,
<&gcc GCC_USB30_MP_SLEEP_CLK>,
<&gcc GCC_AGGRE_USB_NOC_AXI_CLK>,
<&gcc GCC_AGGRE_USB_NOC_NORTH_AXI_CLK>,
<&gcc GCC_AGGRE_USB_NOC_SOUTH_AXI_CLK>,
<&gcc GCC_SYS_NOC_USB_AXI_CLK>;
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
"utmi_clk", "sleep_clk", "noc_aggr_clk",
"noc_aggr_north_clk", "noc_aggr_south_clk",
"noc_sys_clk";
resets = <&gcc GCC_USB30_MP_BCR>;
reset-names = "core_reset";
qcom,core-clk-rate = <200000000>;
qcom,ignore-wakeup-src-in-hostmode;
interconnect-names = "usb-ddr", "ddr-usb";
interconnects = <&aggre1_noc MASTER_USB3_MP &mc_virt SLAVE_EBI1>,
<&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_USB3_MP>;
dwc3@a400000 {
compatible = "snps,dwc3";
reg = <0xa400000 0xd93c>;
interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
usb-phy = <&usb2_phy2>, <&usb_qmp_phy0>,
<&usb2_phy3>, <&usb_qmp_phy1>,
<&usb2_phy4>, <&usb_nop_phy>,
<&usb2_phy5>, <&usb_nop_phy>;
linux,sysdev_is_parent;
snps,disable-clk-gating;
snps,has-lpm-erratum;
snps,hird-threshold = /bits/ 8 <0x0>;
snps,ssp-u3-u0-quirk;
snps,is-utmi-l1-suspend;
snps,dis_u3_susphy_quirk;
maximum-speed = "super-speed-plus";
dr_mode = "host";
};
};
/* Tertiary USB port 0 related High Speed PHY */
usb2_phy2: hsphy@88e7000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x88e7000 0x120>;
reg-names = "hsusb_phy_base";
vdd-supply = <&L5A0>;
vdda18-supply = <&L7G0>;
vdda33-supply = <&L13A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
clocks = <&gcc GCC_USB2_HS0_CLKREF_CLK>;
clock-names = "ref_clk_src";
resets = <&gcc GCC_QUSB2PHY_HS0_MP_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xe6 0x6c /* override_x0 */
0x0b 0x70 /* override_x1 */
0x17 0x74>; /* override x2 */
};
/* Tertiary USB port 0 related QMP PHY */
usb_qmp_phy0: ssphy@88ef000 {
compatible = "qcom,usb-ssphy-qmp-v2";
reg = <0x88ef000 0x2000>,
<0x088ef28c 0x4>;
reg-names = "qmp_phy_base",
"pcs_clamp_enable_reg";
vdd-supply = <&L5A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
qcom,vdd-max-load-uA = <47000>;
core-supply = <&L3A0>;
clocks = <&gcc GCC_USB3_MP_PHY_AUX_CLK>,
<&gcc GCC_USB3_MP_PHY_PIPE_0_CLK>,
<&gcc GCC_USB3_MP_PHY_PIPE_0_CLK_SRC>,
<&usb3_uni_phy_mp_gcc_usb30_pipe_0_clk>,
<&rpmhcc RPMH_CXO_CLK>,
<&gcc GCC_USB3_MP0_CLKREF_CLK>,
<&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>;
clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
"pipe_clk_ext_src", "ref_clk_src",
"ref_clk", "com_aux_clk";
resets = <&gcc GCC_USB3_UNIPHY_MP0_BCR>,
<&gcc GCC_USB3UNIPHY_PHY_MP0_BCR>;
reset-names = "phy_reset", "phy_phy_reset";
qcom,qmp-phy-reg-offset =
<USB3_UNI_PCS_PCS_STATUS1
USB3_UNI_PCS_USB3_AUTONOMOUS_MODE_CTRL
USB3_UNI_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR
USB3_UNI_PCS_POWER_DOWN_CONTROL
USB3_UNI_PCS_SW_RESET
USB3_UNI_PCS_START_CONTROL>;
qcom,qmp-phy-init-seq =
/* <reg_offset, value, delay> */
<USB3_UNI_QSERDES_COM_SYSCLK_EN_SEL 0x1A 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_HSCLK_SEL 0x11 0
USB3_UNI_QSERDES_COM_HSCLK_SEL 0x01 0
USB3_UNI_QSERDES_COM_DEC_START_MODE0 0x82 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START1_MODE0 0xAB 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START2_MODE0 0xEA 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START3_MODE0 0x02 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0xCA 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x1E 0
USB3_UNI_QSERDES_COM_CP_CTRL_MODE0 0x06 0
USB3_UNI_QSERDES_COM_PLL_RCTRL_MODE0 0x16 0
USB3_UNI_QSERDES_COM_PLL_CCTRL_MODE0 0x36 0
USB3_UNI_QSERDES_COM_VCO_TUNE1_MODE0 0x24 0
USB3_UNI_QSERDES_COM_LOCK_CMP2_MODE0 0x34 0
USB3_UNI_QSERDES_COM_LOCK_CMP1_MODE0 0x14 0
USB3_UNI_QSERDES_COM_LOCK_CMP_EN 0x04 0
USB3_UNI_QSERDES_COM_SYSCLK_BUF_ENABLE 0x0A 0
USB3_UNI_QSERDES_COM_VCO_TUNE2_MODE1 0x02 0
USB3_UNI_QSERDES_COM_VCO_TUNE1_MODE1 0x24 0
USB3_UNI_QSERDES_COM_CORECLK_DIV_MODE1 0x08 0
USB3_UNI_QSERDES_COM_DEC_START_MODE1 0x82 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START1_MODE1 0xAB 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START2_MODE1 0xEA 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START3_MODE1 0x02 0
USB3_UNI_QSERDES_COM_LOCK_CMP2_MODE1 0x82 0
USB3_UNI_QSERDES_COM_LOCK_CMP1_MODE1 0x34 0
USB3_UNI_QSERDES_COM_CP_CTRL_MODE1 0x06 0
USB3_UNI_QSERDES_COM_PLL_RCTRL_MODE1 0x16 0
USB3_UNI_QSERDES_COM_PLL_CCTRL_MODE1 0x36 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0xCA 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x1E 0
USB3_UNI_QSERDES_COM_SSC_EN_CENTER 0x01 0
USB3_UNI_QSERDES_COM_SSC_PER1 0x31 0
USB3_UNI_QSERDES_COM_SSC_PER2 0x01 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE1_MODE1 0xDE 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE2_MODE1 0x07 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE1_MODE0 0xDE 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE2_MODE0 0x07 0
USB3_UNI_QSERDES_COM_VCO_TUNE_MAP 0x02 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH4 0xDC 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH3 0xBD 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH2 0xFF 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH 0x7F 0
USB3_UNI_QSERDES_RX_RX_MODE_00_LOW 0xFF 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH4 0xA9 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH3 0x7B 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH2 0xE4 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH 0x24 0
USB3_UNI_QSERDES_RX_RX_MODE_01_LOW 0x64 0
USB3_UNI_QSERDES_RX_UCDR_PI_CONTROLS 0x99 0
USB3_UNI_QSERDES_RX_UCDR_SB2_THRESH1 0x08 0
USB3_UNI_QSERDES_RX_UCDR_SB2_THRESH2 0x08 0
USB3_UNI_QSERDES_RX_UCDR_SB2_GAIN1 0x00 0
USB3_UNI_QSERDES_RX_UCDR_SB2_GAIN2 0x04 0
USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_FO_GAIN 0x2F 0
USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_COUNT_LOW 0xFF 0
USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_COUNT_HIGH 0x0F 0
USB3_UNI_QSERDES_RX_UCDR_FO_GAIN 0x0A 0
USB3_UNI_QSERDES_RX_VGA_CAL_CNTRL1 0x54 0
USB3_UNI_QSERDES_RX_VGA_CAL_CNTRL2 0x0F 0
USB3_UNI_QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 0x0F 0
USB3_UNI_QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4 0x0A 0
USB3_UNI_QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x47 0
USB3_UNI_QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2 0x80 0
USB3_UNI_QSERDES_RX_SIGDET_CNTRL 0x04 0
USB3_UNI_QSERDES_RX_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB3_UNI_QSERDES_RX_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB3_UNI_QSERDES_RX_UCDR_SO_GAIN 0x05 0
USB3_UNI_QSERDES_RX_GM_CAL 0x00 0
USB3_UNI_QSERDES_RX_SIGDET_ENABLES 0x00 0
USB3_UNI_QSERDES_TX_LANE_MODE_1 0xA5 0
USB3_UNI_QSERDES_TX_LANE_MODE_2 0x82 0
USB3_UNI_QSERDES_TX_LANE_MODE_3 0x3F 0
USB3_UNI_QSERDES_TX_LANE_MODE_4 0x3F 0
USB3_UNI_QSERDES_TX_PI_QEC_CTRL 0x21 0
USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_TX 0x10 0
USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_RX 0x0E 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG1 0xD0 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG2 0x07 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG3 0x20 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG6 0x13 0
USB3_UNI_PCS_RCVR_DTCT_DLY_P1U2_L 0xE7 0
USB3_UNI_PCS_RCVR_DTCT_DLY_P1U2_H 0x03 0
USB3_UNI_PCS_RX_SIGDET_LVL 0xAA 0
USB3_UNI_PCS_PCS_TX_RX_CONFIG 0x0C 0
USB3_UNI_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x07 0
USB3_UNI_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0xF8 0
USB3_UNI_PCS_CDR_RESET_TIME 0x0A 0
USB3_UNI_PCS_ALIGN_DETECT_CONFIG1 0x88 0
USB3_UNI_PCS_ALIGN_DETECT_CONFIG2 0x13 0
USB3_UNI_PCS_EQ_CONFIG1 0x4B 0
USB3_UNI_PCS_EQ_CONFIG5 0x10 0
USB3_UNI_PCS_REFGEN_REQ_CONFIG1 0x21 0
0xffffffff 0xffffffff 0x00>;
};
/* Tertiary USB port 1 related High Speed PHY */
usb2_phy3: hsphy@88e8000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x88e8000 0x120>;
reg-names = "hsusb_phy_base";
vdd-supply = <&L5A0>;
vdda18-supply = <&L7G0>;
vdda33-supply = <&L13A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
clocks = <&gcc GCC_USB2_HS1_CLKREF_CLK>;
clock-names = "ref_clk_src";
resets = <&gcc GCC_QUSB2PHY_HS1_MP_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xe6 0x6c /* override_x0 */
0x0b 0x70 /* override_x1 */
0x17 0x74>; /* override x2 */
};
/* Tertiary USB port 1 related QMP PHY */
usb_qmp_phy1: ssphy@88f1000 {
compatible = "qcom,usb-ssphy-qmp-v2";
reg = <0x88f1000 0x2000>,
<0x088f128c 0x4>;
reg-names = "qmp_phy_base",
"pcs_clamp_enable_reg";
vdd-supply = <&L5A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
qcom,vdd-max-load-uA = <47000>;
core-supply = <&L3A0>;
clocks = <&gcc GCC_USB3_MP_PHY_AUX_CLK>,
<&gcc GCC_USB3_MP_PHY_PIPE_1_CLK>,
<&gcc GCC_USB3_MP_PHY_PIPE_1_CLK_SRC>,
<&usb3_uni_phy_mp_gcc_usb30_pipe_1_clk>,
<&rpmhcc RPMH_CXO_CLK>,
<&gcc GCC_USB3_MP1_CLKREF_CLK>,
<&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>;
clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
"pipe_clk_ext_src", "ref_clk_src",
"ref_clk", "com_aux_clk";
resets = <&gcc GCC_USB3_UNIPHY_MP1_BCR>,
<&gcc GCC_USB3UNIPHY_PHY_MP1_BCR>;
reset-names = "phy_reset", "phy_phy_reset";
qcom,qmp-phy-reg-offset =
<USB3_UNI_PCS_PCS_STATUS1
USB3_UNI_PCS_USB3_AUTONOMOUS_MODE_CTRL
USB3_UNI_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR
USB3_UNI_PCS_POWER_DOWN_CONTROL
USB3_UNI_PCS_SW_RESET
USB3_UNI_PCS_START_CONTROL>;
qcom,qmp-phy-init-seq =
/* <reg_offset, value, delay> */
<USB3_UNI_QSERDES_COM_SYSCLK_EN_SEL 0x1A 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_HSCLK_SEL 0x11 0
USB3_UNI_QSERDES_COM_HSCLK_SEL 0x01 0
USB3_UNI_QSERDES_COM_DEC_START_MODE0 0x82 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START1_MODE0 0xAB 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START2_MODE0 0xEA 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START3_MODE0 0x02 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0xCA 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x1E 0
USB3_UNI_QSERDES_COM_CP_CTRL_MODE0 0x06 0
USB3_UNI_QSERDES_COM_PLL_RCTRL_MODE0 0x16 0
USB3_UNI_QSERDES_COM_PLL_CCTRL_MODE0 0x36 0
USB3_UNI_QSERDES_COM_VCO_TUNE1_MODE0 0x24 0
USB3_UNI_QSERDES_COM_LOCK_CMP2_MODE0 0x34 0
USB3_UNI_QSERDES_COM_LOCK_CMP1_MODE0 0x14 0
USB3_UNI_QSERDES_COM_LOCK_CMP_EN 0x04 0
USB3_UNI_QSERDES_COM_SYSCLK_BUF_ENABLE 0x0A 0
USB3_UNI_QSERDES_COM_VCO_TUNE2_MODE1 0x02 0
USB3_UNI_QSERDES_COM_VCO_TUNE1_MODE1 0x24 0
USB3_UNI_QSERDES_COM_CORECLK_DIV_MODE1 0x08 0
USB3_UNI_QSERDES_COM_DEC_START_MODE1 0x82 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START1_MODE1 0xAB 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START2_MODE1 0xEA 0
USB3_UNI_QSERDES_COM_DIV_FRAC_START3_MODE1 0x02 0
USB3_UNI_QSERDES_COM_LOCK_CMP2_MODE1 0x82 0
USB3_UNI_QSERDES_COM_LOCK_CMP1_MODE1 0x34 0
USB3_UNI_QSERDES_COM_CP_CTRL_MODE1 0x06 0
USB3_UNI_QSERDES_COM_PLL_RCTRL_MODE1 0x16 0
USB3_UNI_QSERDES_COM_PLL_CCTRL_MODE1 0x36 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0xCA 0
USB3_UNI_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x1E 0
USB3_UNI_QSERDES_COM_SSC_EN_CENTER 0x01 0
USB3_UNI_QSERDES_COM_SSC_PER1 0x31 0
USB3_UNI_QSERDES_COM_SSC_PER2 0x01 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE1_MODE1 0xDE 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE2_MODE1 0x07 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE1_MODE0 0xDE 0
USB3_UNI_QSERDES_COM_SSC_STEP_SIZE2_MODE0 0x07 0
USB3_UNI_QSERDES_COM_VCO_TUNE_MAP 0x02 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH4 0xDC 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH3 0xBD 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH2 0xFF 0
USB3_UNI_QSERDES_RX_RX_MODE_00_HIGH 0x7F 0
USB3_UNI_QSERDES_RX_RX_MODE_00_LOW 0xFF 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH4 0xA9 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH3 0x7B 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH2 0xE4 0
USB3_UNI_QSERDES_RX_RX_MODE_01_HIGH 0x24 0
USB3_UNI_QSERDES_RX_RX_MODE_01_LOW 0x64 0
USB3_UNI_QSERDES_RX_UCDR_PI_CONTROLS 0x99 0
USB3_UNI_QSERDES_RX_UCDR_SB2_THRESH1 0x08 0
USB3_UNI_QSERDES_RX_UCDR_SB2_THRESH2 0x08 0
USB3_UNI_QSERDES_RX_UCDR_SB2_GAIN1 0x00 0
USB3_UNI_QSERDES_RX_UCDR_SB2_GAIN2 0x04 0
USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_FO_GAIN 0x2F 0
USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_COUNT_LOW 0xFF 0
USB3_UNI_QSERDES_RX_UCDR_FASTLOCK_COUNT_HIGH 0x0F 0
USB3_UNI_QSERDES_RX_UCDR_FO_GAIN 0x0A 0
USB3_UNI_QSERDES_RX_VGA_CAL_CNTRL1 0x54 0
USB3_UNI_QSERDES_RX_VGA_CAL_CNTRL2 0x0F 0
USB3_UNI_QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 0x0F 0
USB3_UNI_QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4 0x0A 0
USB3_UNI_QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x47 0
USB3_UNI_QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2 0x80 0
USB3_UNI_QSERDES_RX_SIGDET_CNTRL 0x04 0
USB3_UNI_QSERDES_RX_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB3_UNI_QSERDES_RX_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB3_UNI_QSERDES_RX_UCDR_SO_GAIN 0x05 0
USB3_UNI_QSERDES_RX_GM_CAL 0x00 0
USB3_UNI_QSERDES_RX_SIGDET_ENABLES 0x00 0
USB3_UNI_QSERDES_TX_LANE_MODE_1 0xA5 0
USB3_UNI_QSERDES_TX_LANE_MODE_2 0x82 0
USB3_UNI_QSERDES_TX_LANE_MODE_3 0x3F 0
USB3_UNI_QSERDES_TX_LANE_MODE_4 0x3F 0
USB3_UNI_QSERDES_TX_PI_QEC_CTRL 0x21 0
USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_TX 0x10 0
USB3_UNI_QSERDES_TX_RES_CODE_LANE_OFFSET_RX 0x0E 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG1 0xD0 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG2 0x07 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG3 0x20 0
USB3_UNI_PCS_LOCK_DETECT_CONFIG6 0x13 0
USB3_UNI_PCS_RCVR_DTCT_DLY_P1U2_L 0xE7 0
USB3_UNI_PCS_RCVR_DTCT_DLY_P1U2_H 0x03 0
USB3_UNI_PCS_RX_SIGDET_LVL 0xAA 0
USB3_UNI_PCS_PCS_TX_RX_CONFIG 0x0C 0
USB3_UNI_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x07 0
USB3_UNI_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0xF8 0
USB3_UNI_PCS_CDR_RESET_TIME 0x0A 0
USB3_UNI_PCS_ALIGN_DETECT_CONFIG1 0x88 0
USB3_UNI_PCS_ALIGN_DETECT_CONFIG2 0x13 0
USB3_UNI_PCS_EQ_CONFIG1 0x4B 0
USB3_UNI_PCS_EQ_CONFIG5 0x10 0
USB3_UNI_PCS_REFGEN_REQ_CONFIG1 0x21 0
0xffffffff 0xffffffff 0x00>;
};
/* Tertiary USB port 2 related High Speed PHY */
usb2_phy4: hsphy@88e9000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x88e9000 0x120>;
reg-names = "hsusb_phy_base";
vdd-supply = <&L5A0>;
vdda18-supply = <&L7G0>;
vdda33-supply = <&L13A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
clocks = <&gcc GCC_USB2_HS2_CLKREF_CLK>;
clock-names = "ref_clk_src";
resets = <&gcc GCC_QUSB2PHY_HS2_MP_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xe6 0x6c /* override_x0 */
0x0b 0x70 /* override_x1 */
0x17 0x74>; /* override x2 */
};
/* Tertiary USB port 3 related High Speed PHY */
usb2_phy5: hsphy@88ea000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x88ea000 0x120>;
reg-names = "hsusb_phy_base";
vdd-supply = <&L5A0>;
vdda18-supply = <&L7G0>;
vdda33-supply = <&L13A0>;
qcom,vdd-voltage-level = <0 912000 912000>;
clocks = <&gcc GCC_USB2_HS3_CLKREF_CLK>;
clock-names = "ref_clk_src";
resets = <&gcc GCC_QUSB2PHY_HS3_MP_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xe6 0x6c /* override_x0 */
0x0b 0x70 /* override_x1 */
0x17 0x74>; /* override x2 */
};
};
|
