1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
|
#include <dt-bindings/clock/qcom,gcc-khaje.h>
#include <dt-bindings/msm/msm-bus-ids.h>
#include <dt-bindings/phy/qcom,khaje-qmp-usb3.h>
&soc {
/* Primary USB port related controller */
usb0: ssusb@4e00000 {
compatible = "qcom,dwc-usb3-msm";
reg = <0x4e00000 0x100000>;
reg-names = "core_base";
iommus = <&apps_smmu 0x120 0x0>;
qcom,iommu-dma = "atomic";
qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
#address-cells = <1>;
#size-cells = <1>;
ranges;
interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 184 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 188 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "pwr_event_irq", "ss_phy_irq",
"dp_hs_phy_irq", "dm_hs_phy_irq";
clocks = <&gcc GCC_USB30_PRIM_MASTER_CLK>,
<&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>,
<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
<&gcc GCC_USB3_PRIM_CLKREF_CLK>,
<&gcc GCC_USB30_PRIM_SLEEP_CLK>,
<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>;
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
"xo", "sleep_clk", "utmi_clk";
resets = <&gcc GCC_USB30_PRIM_BCR>;
reset-names = "core_reset";
USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
dpdm-supply = <&usb2_phy0>;
qcom,core-clk-rate = <133333333>;
qcom,core-clk-rate-hs = <66666667>;
qcom,num-gsi-evt-buffs = <0x3>;
qcom,gsi-reg-offset =
<0x0fc /* GSI_GENERAL_CFG */
0x110 /* GSI_DBL_ADDR_L */
0x120 /* GSI_DBL_ADDR_H */
0x130 /* GSI_RING_BASE_ADDR_L */
0x144 /* GSI_RING_BASE_ADDR_H */
0x1a4>; /* GSI_IF_STS */
qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
qcom,gsi-disable-io-coherency;
qcom,msm-bus,name = "usb0";
qcom,msm-bus,num-cases = <4>;
qcom,msm-bus,num-paths = <3>;
qcom,msm-bus,vectors-KBps =
/* suspend vote */
<MSM_BUS_MASTER_USB3 MSM_BUS_SLAVE_EBI_CH0 0 0>,
<MSM_BUS_MASTER_USB3 MSM_BUS_SLAVE_IPA_CFG 0 0>,
<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_USB3 0 0>,
/* nominal vote */
<MSM_BUS_MASTER_USB3
MSM_BUS_SLAVE_EBI_CH0 240000 700000>,
<MSM_BUS_MASTER_USB3 MSM_BUS_SLAVE_IPA_CFG 0 2400>,
<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_USB3 0 40000>,
/* svs vote */
<MSM_BUS_MASTER_USB3
MSM_BUS_SLAVE_EBI_CH0 240000 700000>,
<MSM_BUS_MASTER_USB3 MSM_BUS_SLAVE_IPA_CFG 0 2400>,
<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_USB3 0 40000>,
/* min vote */
<MSM_BUS_MASTER_USB3 MSM_BUS_SLAVE_EBI_CH0 1 1>,
<MSM_BUS_MASTER_USB3 MSM_BUS_SLAVE_IPA_CFG 1 1>,
<MSM_BUS_MASTER_AMPSS_M0 MSM_BUS_SLAVE_USB3 1 1>;
dwc3@4e00000 {
compatible = "snps,dwc3";
reg = <0x4e00000 0xe000>;
interrupt-parent = <&intc>;
interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy>;
tx-fifo-resize;
linux,sysdev_is_parent;
snps,disable-clk-gating;
snps,has-lpm-erratum;
snps,hird-threshold = /bits/ 8 <0x10>;
snps,usb3-u1u2-disable;
snps,usb3_lpm_capable;
usb-core-id = <0>;
maximum-speed = "super-speed";
dr_mode = "otg";
};
qcom,usbbam@0x04f04000 {
compatible = "qcom,usb-bam-msm";
reg = <0x04f04000 0x17000>;
interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
qcom,usb-bam-fifo-baseaddr = <0xc121000>;
qcom,usb-bam-num-pipes = <4>;
qcom,disable-clk-gating;
qcom,usb-bam-override-threshold = <0x4001>;
qcom,usb-bam-max-mbps-highspeed = <400>;
qcom,usb-bam-max-mbps-superspeed = <3600>;
qcom,reset-bam-on-connect;
qcom,pipe0 {
label = "ssusb-qdss-in-0";
qcom,usb-bam-mem-type = <2>;
qcom,dir = <1>;
qcom,pipe-num = <0>;
qcom,peer-bam = <0>;
qcom,peer-bam-physical-address = <0x08064000>;
qcom,src-bam-pipe-index = <0>;
qcom,dst-bam-pipe-index = <0>;
qcom,data-fifo-offset = <0x0>;
qcom,data-fifo-size = <0x1800>;
qcom,descriptor-fifo-offset = <0x1800>;
qcom,descriptor-fifo-size = <0x800>;
};
};
};
/* Primary USB port related High Speed PHY */
usb2_phy0: hsphy@1613000 {
compatible = "qcom,usb-hsphy-snps-femto";
reg = <0x1613000 0x110>,
<0x1612000 0x4>;
reg-names = "hsusb_phy_base",
"eud_enable_reg";
vdd-supply = <&L4A>;
vdda18-supply = <&L12A>;
vdda33-supply = <&L15A>;
qcom,vdd-voltage-level = <0 880000 880000>;
clocks = <&rpmcc CXO_SMD_OTG_CLK>,
<&gcc GCC_AHB2PHY_USB_CLK>;
clock-names = "ref_clk_src", "cfg_ahb_clk";
resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>;
reset-names = "phy_reset";
qcom,param-override-seq =
<0xa6 0x6c>, /* override_x0 */
<0x85 0x70>, /* override_x1 */
<0x16 0x74>; /* override_x2 */
};
/* Primary USB port related QMP USB PHY */
usb_qmp_dp_phy: ssphy@1615000 {
compatible = "qcom,usb-ssphy-qmp-dp-combo";
reg = <0x01615000 0x3000>;
reg-names = "qmp_phy_base";
core-supply = <&L18A>;
qcom,vdd-voltage-level = <0 880000 880000>;
qcom,core-voltage-level = <0 1232000 1260000>;
clocks = <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>,
<&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>,
<&gcc GCC_USB3_PRIM_PHY_PIPE_CLK_SRC>,
<&usb3_phy_wrapper_gcc_usb30_pipe_clk>,
<&rpmcc CXO_SMD_OTG_CLK>,
<&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>,
<&gcc GCC_AHB2PHY_USB_CLK>;
clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
"pipe_clk_ext_src", "ref_clk_src",
"com_aux_clk","cfg_ahb_clk";
resets = <&gcc GCC_USB3_DP_PHY_PRIM_BCR>,
<&gcc GCC_USB3_PHY_PRIM_SP0_BCR>;
reset-names = "global_phy_reset", "phy_reset";
qcom,qmp-phy-reg-offset =
<USB3_DP_PCS_PCS_STATUS1
USB3_DP_PCS_USB3_AUTONOMOUS_MODE_CTRL
USB3_DP_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR
USB3_DP_PCS_POWER_DOWN_CONTROL
USB3_DP_PCS_SW_RESET
USB3_DP_PCS_START_CONTROL
0xffff /* USB3_PHY_PCS_MISC_TYPEC_CTRL */
0x2a18 /* USB3_DP_DP_PHY_PD_CTL */
USB3_DP_COM_POWER_DOWN_CTRL
USB3_DP_COM_SW_RESET
USB3_DP_COM_RESET_OVRD_CTRL
USB3_DP_COM_PHY_MODE_CTRL
USB3_DP_COM_TYPEC_CTRL
USB3_DP_COM_SWI_CTRL
USB3_DP_PCS_CLAMP_ENABLE>;
qcom,qmp-phy-init-seq =
/* <reg_offset, value, delay> */
<USB3_DP_QSERDES_COM_SSC_EN_CENTER 0x01 0
USB3_DP_QSERDES_COM_SSC_PER1 0x31 0
USB3_DP_QSERDES_COM_SSC_PER2 0x01 0
USB3_DP_QSERDES_COM_SSC_STEP_SIZE1_MODE0 0xDE 0
USB3_DP_QSERDES_COM_SSC_STEP_SIZE2_MODE0 0x07 0
USB3_DP_QSERDES_COM_SSC_STEP_SIZE1_MODE1 0xDE 0
USB3_DP_QSERDES_COM_SSC_STEP_SIZE2_MODE1 0x07 0
USB3_DP_QSERDES_COM_SYSCLK_BUF_ENABLE 0x0A 0
USB3_DP_QSERDES_COM_CMN_IPTRIM 0x20 0
USB3_DP_QSERDES_COM_CP_CTRL_MODE0 0x06 0
USB3_DP_QSERDES_COM_CP_CTRL_MODE1 0x06 0
USB3_DP_QSERDES_COM_PLL_RCTRL_MODE0 0x16 0
USB3_DP_QSERDES_COM_PLL_RCTRL_MODE1 0x16 0
USB3_DP_QSERDES_COM_PLL_CCTRL_MODE0 0x36 0
USB3_DP_QSERDES_COM_PLL_CCTRL_MODE1 0x36 0
USB3_DP_QSERDES_COM_SYSCLK_EN_SEL 0x1A 0
USB3_DP_QSERDES_COM_LOCK_CMP_EN 0x04 0
USB3_DP_QSERDES_COM_LOCK_CMP1_MODE0 0x14 0
USB3_DP_QSERDES_COM_LOCK_CMP2_MODE0 0x34 0
USB3_DP_QSERDES_COM_LOCK_CMP1_MODE1 0x34 0
USB3_DP_QSERDES_COM_LOCK_CMP2_MODE1 0x82 0
USB3_DP_QSERDES_COM_DEC_START_MODE0 0x82 0
USB3_DP_QSERDES_COM_DEC_START_MODE1 0x82 0
USB3_DP_QSERDES_COM_DIV_FRAC_START1_MODE0 0xAB 0
USB3_DP_QSERDES_COM_DIV_FRAC_START2_MODE0 0xEA 0
USB3_DP_QSERDES_COM_DIV_FRAC_START3_MODE0 0x02 0
USB3_DP_QSERDES_COM_DIV_FRAC_START1_MODE1 0xAB 0
USB3_DP_QSERDES_COM_DIV_FRAC_START2_MODE1 0xEA 0
USB3_DP_QSERDES_COM_DIV_FRAC_START3_MODE1 0x02 0
USB3_DP_QSERDES_COM_VCO_TUNE_MAP 0x02 0
USB3_DP_QSERDES_COM_VCO_TUNE1_MODE0 0x24 0
USB3_DP_QSERDES_COM_VCO_TUNE1_MODE1 0x24 0
USB3_DP_QSERDES_COM_VCO_TUNE2_MODE1 0x02 0
USB3_DP_QSERDES_COM_HSCLK_SEL 0x01 0
USB3_DP_QSERDES_COM_CORECLK_DIV_MODE1 0x08 0
USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0xCA 0
USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x1E 0
USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0xCA 0
USB3_DP_QSERDES_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x1E 0
USB3_DP_QSERDES_COM_BIN_VCOCAL_HSCLK_SEL 0x11 0
USB3_DP_QSERDES_TXA_RES_CODE_LANE_TX 0x60 0
USB3_DP_QSERDES_TXA_RES_CODE_LANE_RX 0x60 0
USB3_DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX 0x11 0
USB3_DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX 0x02 0
USB3_DP_QSERDES_TXA_LANE_MODE_1 0xD5 0
USB3_DP_QSERDES_TXA_LANE_MODE_2 0x00 0
USB3_DP_QSERDES_TXA_RCV_DETECT_LVL_2 0x12 0
USB3_DP_QSERDES_TXA_PI_QEC_CTRL 0x40 0
USB3_DP_QSERDES_RXA_UCDR_FO_GAIN 0x09 0
USB3_DP_QSERDES_RXA_UCDR_SO_GAIN 0x05 0
USB3_DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN 0x2F 0
USB3_DP_QSERDES_RXA_UCDR_SO_SATURATION_AND_ENABLE 0x7F 0
USB3_DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW 0xFF 0
USB3_DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH 0x0F 0
USB3_DP_QSERDES_RXA_UCDR_PI_CONTROLS 0x99 0
USB3_DP_QSERDES_RXA_UCDR_SB2_THRESH1 0x08 0
USB3_DP_QSERDES_RXA_UCDR_SB2_THRESH2 0x08 0
USB3_DP_QSERDES_RXA_UCDR_SB2_GAIN1 0x00 0
USB3_DP_QSERDES_RXA_UCDR_SB2_GAIN2 0x04 0
USB3_DP_QSERDES_RXA_VGA_CAL_CNTRL1 0x54 0
USB3_DP_QSERDES_RXA_VGA_CAL_CNTRL2 0x0C 0
USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2 0x0F 0
USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3 0x4A 0
USB3_DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4 0x0A 0
USB3_DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW 0xC0 0
USB3_DP_QSERDES_RXA_RX_IDAC_TSETTLE_HIGH 0x00 0
USB3_DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x77 0
USB3_DP_QSERDES_RXA_SIGDET_CNTRL 0x04 0
USB3_DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB3_DP_QSERDES_RXA_RX_MODE_00_LOW 0xFF 0
USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH 0x7F 0
USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH2 0x7F 0
USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH3 0x7F 0
USB3_DP_QSERDES_RXA_RX_MODE_00_HIGH4 0x97 0
USB3_DP_QSERDES_RXA_RX_MODE_01_LOW 0xDC 0
USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH 0xDC 0
USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH2 0x5C 0
USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH3 0x7B 0
USB3_DP_QSERDES_RXA_RX_MODE_01_HIGH4 0xB4 0
USB3_DP_QSERDES_RXA_DFE_EN_TIMER 0x04 0
USB3_DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB3_DP_QSERDES_RXA_AUX_DATA_TCOARSE_TFINE 0xA0 0
USB3_DP_QSERDES_RXA_DCC_CTRL1 0x0C 0
USB3_DP_QSERDES_RXA_GM_CAL 0x1F 0
USB3_DP_QSERDES_RXA_VTH_CODE 0x10 0
USB3_DP_QSERDES_TXB_RES_CODE_LANE_TX 0x60 0
USB3_DP_QSERDES_TXB_RES_CODE_LANE_RX 0x60 0
USB3_DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX 0x11 0
USB3_DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX 0x02 0
USB3_DP_QSERDES_TXB_LANE_MODE_1 0xD5 0
USB3_DP_QSERDES_TXB_LANE_MODE_2 0x00 0
USB3_DP_QSERDES_TXB_RCV_DETECT_LVL_2 0x12 0
USB3_DP_QSERDES_TXB_PI_QEC_CTRL 0x54 0
USB3_DP_QSERDES_RXB_UCDR_FO_GAIN 0x09 0
USB3_DP_QSERDES_RXB_UCDR_SO_GAIN 0x05 0
USB3_DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN 0x2F 0
USB3_DP_QSERDES_RXB_UCDR_SO_SATURATION_AND_ENABLE 0x7F 0
USB3_DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW 0xFF 0
USB3_DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH 0x0F 0
USB3_DP_QSERDES_RXB_UCDR_PI_CONTROLS 0x99 0
USB3_DP_QSERDES_RXB_UCDR_SB2_THRESH1 0x08 0
USB3_DP_QSERDES_RXB_UCDR_SB2_THRESH2 0x08 0
USB3_DP_QSERDES_RXB_UCDR_SB2_GAIN1 0x00 0
USB3_DP_QSERDES_RXB_UCDR_SB2_GAIN2 0x04 0
USB3_DP_QSERDES_RXB_VGA_CAL_CNTRL1 0x54 0
USB3_DP_QSERDES_RXB_VGA_CAL_CNTRL2 0x0C 0
USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2 0x0F 0
USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3 0x4A 0
USB3_DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4 0x0A 0
USB3_DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW 0xC0 0
USB3_DP_QSERDES_RXB_RX_IDAC_TSETTLE_HIGH 0x00 0
USB3_DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x77 0
USB3_DP_QSERDES_RXB_SIGDET_CNTRL 0x04 0
USB3_DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL 0x0E 0
USB3_DP_QSERDES_RXB_RX_MODE_00_LOW 0x7F 0
USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH 0xFF 0
USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH2 0x3F 0
USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH3 0x7F 0
USB3_DP_QSERDES_RXB_RX_MODE_00_HIGH4 0xA6 0
USB3_DP_QSERDES_RXB_RX_MODE_01_LOW 0xDC 0
USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH 0xDC 0
USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH2 0x5C 0
USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH3 0x7B 0
USB3_DP_QSERDES_RXB_RX_MODE_01_HIGH4 0xB4 0
USB3_DP_QSERDES_RXB_DFE_EN_TIMER 0x04 0
USB3_DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET 0x38 0
USB3_DP_QSERDES_RXB_AUX_DATA_TCOARSE_TFINE 0xA0 0
USB3_DP_QSERDES_RXB_DCC_CTRL1 0x0C 0
USB3_DP_QSERDES_RXB_GM_CAL 0x1F 0
USB3_DP_QSERDES_RXB_VTH_CODE 0x10 0
USB3_DP_PCS_LOCK_DETECT_CONFIG1 0xD0 0
USB3_DP_PCS_LOCK_DETECT_CONFIG2 0x07 0
USB3_DP_PCS_LOCK_DETECT_CONFIG3 0x20 0
USB3_DP_PCS_LOCK_DETECT_CONFIG6 0x13 0
USB3_DP_PCS_REFGEN_REQ_CONFIG1 0x21 0
USB3_DP_PCS_RX_SIGDET_LVL 0xA9 0
USB3_DP_PCS_CDR_RESET_TIME 0x0A 0
USB3_DP_PCS_ALIGN_DETECT_CONFIG1 0x88 0
USB3_DP_PCS_ALIGN_DETECT_CONFIG2 0x13 0
USB3_DP_PCS_PCS_TX_RX_CONFIG 0x0C 0
USB3_DP_PCS_EQ_CONFIG1 0x4B 0
USB3_DP_PCS_EQ_CONFIG5 0x10 0
USB3_DP_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0xF8 0
USB3_DP_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x07 0
0xffffffff 0xffffffff 0x00>;
};
usb_nop_phy: usb_nop_phy {
compatible = "usb-nop-xceiv";
};
usb_audio_qmi_dev {
compatible = "qcom,usb-audio-qmi-dev";
iommus = <&apps_smmu 0x1cf 0x0>;
qcom,iommu-dma = "disabled";
qcom,usb-audio-stream-id = <0xf>;
qcom,usb-audio-intr-num = <2>;
};
};
|
