1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
#include "kona-qrd.dtsi"
&qupv3_se13_i2c {
status = "ok";
qcom,i2c-touch-active = "";
st_fts@49 {
st,x-flip;
st,y-flip;
};
};
&kona_snd {
qcom,msm-mbhc-usbc-audio-supported = <0>;
qcom,msm-mbhc-hphl-swh = <1>;
qcom,msm-mbhc-gnd-swh = <1>;
};
&redriver {
status = "disabled";
};
&usb1 {
qcom,ignore-wakeup-src-in-hostmode;
dwc3@a800000 {
dr_mode = "host";
};
};
&usb2_phy0 {
qcom,param-override-seq =
<0xc7 0x6c
0x03 0x70
0x03 0x74>;
};
&mdm0 {
status = "disabled";
};
&qupv3_se1_i2c {
status = "ok";
lt9611: lt,lt9611@2b {
compatible = "lt,lt9611uxc";
reg = <0x2b>;
interrupt-parent = <&tlmm>;
interrupts = <1 0>;
interrupt-names = "lt_irq";
lt,irq-gpio = <&tlmm 1 0x0>;
lt,reset-gpio = <&tlmm 2 0x0>;
instance_id = <0>;
lt,non-pluggable;
pinctrl-names = "default";
pinctrl-0 = <<9611_pins>;
lt,preferred-mode = "1920x1080";
lt,customize-modes {
lt,customize-mode-id@0 {
lt,mode-h-active = <1920>;
lt,mode-h-front-porch = <88>;
lt,mode-h-pulse-width = <44>;
lt,mode-h-back-porch = <148>;
lt,mode-h-active-high;
lt,mode-v-active = <1080>;
lt,mode-v-front-porch = <4>;
lt,mode-v-pulse-width = <5>;
lt,mode-v-back-porch = <36>;
lt,mode-v-active-high;
lt,mode-refresh-rate = <60>;
lt,mode-clock-in-khz = <148500>;
};
};
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
lt9611_in: endpoint {
remote-endpoint = <&ext_dsi_out>;
};
};
};
};
};
&sde_dsi {
qcom,dsi-default-panel = <&dsi_ext_bridge_1080p>;
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
ext_dsi_out: endpoint {
remote-endpoint = <<9611_in>;
};
};
};
};
&pcie2 {
qcom,boot-option = <0x0>;
};
&mhi_0 {
reg = <0x100 0x0 0x0 0x0 0x0>;
};
&pcie2_rp {
#address-cells = <5>;
#size-cells = <0>;
nvme: nvme {
reg = <0 0 0 0 0>;
qcom,iommu-group = <&nvme_pci_iommu_group>;
#address-cells = <1>;
#size-cells = <1>;
nvme_pci_iommu_group: nvme_pci_iommu_group {
qcom,iommu-dma-addr-pool = <0x20000000 0x40000000>;
qcom,iommu-dma = "fastmap";
};
};
};
|
