1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/clock/qcom,gcc-scshrike.h>
#include "sa8195p-cnss.dtsi"
&qupv3_3 {
status = "ok";
};
&qupv3_se0_spi {
status = "ok";
#address-cells = <1>;
#size-cells = <0>;
can-controller@0 {
compatible = "qcom,nxp,mpc5746c";
reg = <0>;
interrupt-parent = <&tlmm>;
interrupts = <38 0>;
spi-max-frequency = <5000000>;
qcom,clk-freq-mhz = <40000000>;
qcom,max-can-channels = <1>;
qcom,bits-per-word = <8>;
qcom,support-can-fd;
};
};
&qupv3_se12_2uart {
status = "ok";
};
&sdhc_2 {
vdd-supply = <&pm8195_1_l10>;
qcom,vdd-voltage-level = <2950000 2960000>;
qcom,vdd-current-level = <200 800000>;
vdd-io-supply = <&pm8195_1_l2>;
qcom,vdd-io-voltage-level = <1808000 2960000>;
qcom,vdd-io-current-level = <200 22000>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&sdc2_on>;
pinctrl-1 = <&sdc2_off>;
cd-gpios = <&pm8195_1_gpios 4 GPIO_ACTIVE_LOW>;
status = "ok";
};
&pil_modem_mem {
status = "disabled";
};
&soc {
qcom,lpass@17300000 {
status = "ok";
qcom,pil-force-shutdown;
};
qcom,turing@8300000 {
status = "ok";
};
qcom,venus@aae0000 {
status = "ok";
};
qcom,spss@188101c {
status = "ok";
};
qcom,npu@9800000 {
status = "ok";
};
mtl_rx_setup: rx-queues-config {
snps,rx-queues-to-use = <4>;
snps,rx-sched-sp;
queue0 {
snps,dcb-algorithm;
snps,map-to-dma-channel = <0x0>;
snps,route-up;
snps,priority = <0x1>;
};
queue1 {
snps,dcb-algorithm;
snps,map-to-dma-channel = <0x1>;
snps,route-ptp;
};
queue2 {
snps,avb-algorithm;
snps,map-to-dma-channel = <0x2>;
snps,route-avcp;
};
queue3 {
snps,avb-algorithm;
snps,map-to-dma-channel = <0x3>;
snps,priority = <0xC>;
};
};
mtl_tx_setup: tx-queues-config {
snps,tx-queues-to-use = <4>;
snps,tx-sched-sp;
queue0 {
snps,dcb-algorithm;
};
queue1 {
snps,dcb-algorithm;
};
queue2 {
snps,avb-algorithm;
snps,send_slope = <0x1000>;
snps,idle_slope = <0x1000>;
snps,high_credit = <0x3E800>;
snps,low_credit = <0xFFC18000>;
};
queue3 {
snps,avb-algorithm;
snps,send_slope = <0x1000>;
snps,idle_slope = <0x1000>;
snps,high_credit = <0x3E800>;
snps,low_credit = <0xFFC18000>;
};
};
ethqos_hw: qcom,ethernet@20000 {
compatible = "qcom,stmmac-ethqos";
qcom,arm-smmu;
emac-core-version = <0x20010001>;
reg = <0x20000 0x10000>,
<0x36000 0x100>,
<0x3D00000 0x300000>;
reg-names = "stmmaceth", "rgmii","tlmm-central-base";
clocks = <&gcc GCC_EMAC_AXI_CLK>,
<&gcc GCC_EMAC_SLV_AHB_CLK>,
<&gcc GCC_EMAC_PTP_CLK>,
<&gcc GCC_EMAC_RGMII_CLK>;
clock-names = "stmmaceth", "pclk", "ptp_ref", "rgmii";
snps,ptp-ref-clk-rate = <250000000>;
snps,ptp-req-clk-rate = <96000000>;
interrupts-extended = <&intc 0 689 4>, <&intc 0 700 4>,
<&tlmm 124 2>;
interrupt-names = "macirq", "eth_lpi",
"phy-intr";
snps,tso;
snps,pbl = <32>;
rx-fifo-depth = <16384>;
tx-fifo-depth = <20480>;
snps,mtl-rx-config = <&mtl_rx_setup>;
snps,mtl-tx-config = <&mtl_tx_setup>;
snps,reset-gpios = <&tlmm 79 GPIO_ACTIVE_HIGH>;
qcom,phy-intr-redirect = <&tlmm 124 GPIO_ACTIVE_LOW>;
gdsc_emac-supply = <&emac_gdsc>;
pinctrl-names = "dev-emac-mdc",
"dev-emac-mdio",
"dev-emac-rgmii_txd0_state",
"dev-emac-rgmii_txd1_state",
"dev-emac-rgmii_txd2_state",
"dev-emac-rgmii_txd3_state",
"dev-emac-rgmii_txc_state",
"dev-emac-rgmii_tx_ctl_state",
"dev-emac-rgmii_rxd0_state",
"dev-emac-rgmii_rxd1_state",
"dev-emac-rgmii_rxd2_state",
"dev-emac-rgmii_rxd3_state",
"dev-emac-rgmii_rxc_state",
"dev-emac-rgmii_rx_ctl_state",
"dev-emac-phy_intr",
"dev-emac-phy_reset_state",
"dev-emac_pin_pps_0";
pinctrl-0 = <&emac_mdc>;
pinctrl-1 = <&emac_mdio>;
pinctrl-2 = <&emac_rgmii_txd0>;
pinctrl-3 = <&emac_rgmii_txd1>;
pinctrl-4 = <&emac_rgmii_txd2>;
pinctrl-5 = <&emac_rgmii_txd3>;
pinctrl-6 = <&emac_rgmii_txc>;
pinctrl-7 = <&emac_rgmii_tx_ctl>;
pinctrl-8 = <&emac_rgmii_rxd0>;
pinctrl-9 = <&emac_rgmii_rxd1>;
pinctrl-10 = <&emac_rgmii_rxd2>;
pinctrl-11 = <&emac_rgmii_rxd3>;
pinctrl-12 = <&emac_rgmii_rxc>;
pinctrl-13 = <&emac_rgmii_rx_ctl>;
pinctrl-14 = <&emac_phy_intr>;
pinctrl-15 = <&emac_phy_reset_state>;
pinctrl-16 = <&emac_pin_pps_0>;
snps,reset-delays-us = <0 11000 70000>;
phy-mode = "rgmii";
ethqos_emb_smmu: ethqos_emb_smmu {
compatible = "qcom,emac-smmu-embedded";
iommus = <&apps_smmu 0x7C0 0x0>;
qcom,iommu-dma = "fastmap";
qcom,iommu-dma-addr-pool = <0x80000000 0x40000000>;
};
};
};
|
