1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
|
/*
* Copyright (c) 2020 The Linux Foundation. All rights reserved.
*
* Permission to use, copy, modify, and/or distribute this software for
* any purpose with or without fee is hereby granted, provided that the
* above copyright notice and this permission notice appear in all
* copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
* WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
* AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
* DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
* PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
* PERFORMANCE OF THIS SOFTWARE.
*/
//
// DO NOT EDIT! This file is automatically generated
// These definitions are tied to a particular hardware layout
#ifndef _RX_FLOW_SEARCH_ENTRY_H_
#define _RX_FLOW_SEARCH_ENTRY_H_
#if !defined(__ASSEMBLER__)
#endif
// ################ START SUMMARY #################
//
// Dword Fields
// 0 src_ip_127_96[31:0]
// 1 src_ip_95_64[31:0]
// 2 src_ip_63_32[31:0]
// 3 src_ip_31_0[31:0]
// 4 dest_ip_127_96[31:0]
// 5 dest_ip_95_64[31:0]
// 6 dest_ip_63_32[31:0]
// 7 dest_ip_31_0[31:0]
// 8 src_port[15:0], dest_port[31:16]
// 9 l4_protocol[7:0], valid[8], reserved_9[23:9], reo_destination_indication[28:24], msdu_drop[29], reo_destination_handler[31:30]
// 10 metadata[31:0]
// 11 aggregation_count[6:0], lro_eligible[7], msdu_count[31:8]
// 12 msdu_byte_count[31:0]
// 13 timestamp[31:0]
// 14 cumulative_l4_checksum[15:0], cumulative_ip_length[31:16]
// 15 tcp_sequence_number[31:0]
//
// ################ END SUMMARY #################
#define NUM_OF_DWORDS_RX_FLOW_SEARCH_ENTRY 16
struct rx_flow_search_entry {
uint32_t src_ip_127_96 : 32; //[31:0]
uint32_t src_ip_95_64 : 32; //[31:0]
uint32_t src_ip_63_32 : 32; //[31:0]
uint32_t src_ip_31_0 : 32; //[31:0]
uint32_t dest_ip_127_96 : 32; //[31:0]
uint32_t dest_ip_95_64 : 32; //[31:0]
uint32_t dest_ip_63_32 : 32; //[31:0]
uint32_t dest_ip_31_0 : 32; //[31:0]
uint32_t src_port : 16, //[15:0]
dest_port : 16; //[31:16]
uint32_t l4_protocol : 8, //[7:0]
valid : 1, //[8]
reserved_9 : 15, //[23:9]
reo_destination_indication : 5, //[28:24]
msdu_drop : 1, //[29]
reo_destination_handler : 2; //[31:30]
uint32_t metadata : 32; //[31:0]
uint32_t aggregation_count : 7, //[6:0]
lro_eligible : 1, //[7]
msdu_count : 24; //[31:8]
uint32_t msdu_byte_count : 32; //[31:0]
uint32_t timestamp : 32; //[31:0]
uint32_t cumulative_l4_checksum : 16, //[15:0]
cumulative_ip_length : 16; //[31:16]
uint32_t tcp_sequence_number : 32; //[31:0]
};
/*
src_ip_127_96
Uppermost 32 bits of source IPv6 address or prefix as
per Common Parser register field IP_DA_SA_PREFIX (with the
first byte in the MSB and the last byte in the LSB, i.e.
requiring a byte-swap for little-endian SW w.r.t. the byte
order in an IPv6 packet)
<legal all>
src_ip_95_64
Next 32 bits of source IPv6 address or prefix (requiring
a byte-swap for little-endian SW) <legal all>
src_ip_63_32
Next 32 bits of source IPv6 address or lowest 32 bits of
prefix (requiring a byte-swap for little-endian SW)
<legal all>
src_ip_31_0
Lowest 32 bits of source IPv6 address, or source IPv4
address (requiring a byte-swap for little-endian SW w.r.t.
the byte order in an IPv6 or IPv4 packet)
<legal all>
dest_ip_127_96
Uppermost 32 bits of destination IPv6 address or prefix
as per Common Parser register field IP_DA_SA_PREFIX (with
the first byte in the MSB and the last byte in the LSB, i.e.
requiring a byte-swap for little-endian SW w.r.t. the byte
order as in an IPv6 packet)
<legal all>
dest_ip_95_64
Next 32 bits of destination IPv6 address or prefix
(requiring a byte-swap for little-endian SW)
<legal all>
dest_ip_63_32
Next 32 bits of destination IPv6 address or lowest 32
bits of prefix (requiring a byte-swap for little-endian SW)
<legal all>
dest_ip_31_0
Lowest 32 bits of destination IPv6 address, or
destination IPv4 address (requiring a byte-swap for
little-endian SW w.r.t. the byte order in an IPv6 or IPv4
packet)
<legal all>
src_port
LSB of SPI in case of ESP/AH
else source port in case of TCP/UDP without IPsec,
else zeros in case of ICMP (with the first/third byte in
the MSB and the second/fourth byte in the LSB, i.e.
requiring a byte-swap for little-endian SW w.r.t. the byte
order as in an IPv6 or IPv4 packet) <legal all>
dest_port
MSB of SPI in case of ESP/AH
else destination port in case of TCP/UDP without IPsec,
else zeros in case of ICMP (with the first byte in the
MSB and the second byte in the LSB, i.e. requiring a
byte-swap for little-endian SW w.r.t. the byte order as in
an IPv6 or IPv4 packet)
<legal all>
l4_protocol
IPsec or L4 protocol
<enum 1 ICMPV4>
<enum 6 TCP>
<enum 17 UDP>
<enum 50 ESP>
<enum 51 AH>
<enum 58 ICMPV6>
<legal 1, 6, 17, 50, 51, 58>
valid
Indicates validity of entry
<legal all>
reserved_9
<legal 0>
reo_destination_indication
The ID of the REO exit ring where the MSDU frame shall
push after (MPDU level) reordering has finished.
<enum 0 reo_destination_tcl> Reo will push the frame
into the REO2TCL ring
<enum 1 reo_destination_sw1> Reo will push the frame
into the REO2SW1 ring
<enum 2 reo_destination_sw2> Reo will push the frame
into the REO2SW2 ring
<enum 3 reo_destination_sw3> Reo will push the frame
into the REO2SW3 ring
<enum 4 reo_destination_sw4> Reo will push the frame
into the REO2SW4 ring
<enum 5 reo_destination_release> Reo will push the frame
into the REO_release ring
<enum 6 reo_destination_fw> Reo will push the frame into
the REO2FW ring
<enum 7 reo_destination_sw5> Reo will push the frame
into the REO2SW5 ring (REO remaps this in chips without
REO2SW5 ring, e.g. Pine)
<enum 8 reo_destination_sw6> Reo will push the frame
into the REO2SW6 ring (REO remaps this in chips without
REO2SW6 ring, e.g. Pine)
<enum 9 reo_destination_9> REO remaps this <enum 10
reo_destination_10> REO remaps this
<enum 11 reo_destination_11> REO remaps this
<enum 12 reo_destination_12> REO remaps this <enum 13
reo_destination_13> REO remaps this
<enum 14 reo_destination_14> REO remaps this
<enum 15 reo_destination_15> REO remaps this
<enum 16 reo_destination_16> REO remaps this
<enum 17 reo_destination_17> REO remaps this
<enum 18 reo_destination_18> REO remaps this
<enum 19 reo_destination_19> REO remaps this
<enum 20 reo_destination_20> REO remaps this
<enum 21 reo_destination_21> REO remaps this
<enum 22 reo_destination_22> REO remaps this
<enum 23 reo_destination_23> REO remaps this
<enum 24 reo_destination_24> REO remaps this
<enum 25 reo_destination_25> REO remaps this
<enum 26 reo_destination_26> REO remaps this
<enum 27 reo_destination_27> REO remaps this
<enum 28 reo_destination_28> REO remaps this
<enum 29 reo_destination_29> REO remaps this
<enum 30 reo_destination_30> REO remaps this
<enum 31 reo_destination_31> REO remaps this
<legal all>
msdu_drop
Overriding indication to REO to forward to REO release
ring
<legal all>
reo_destination_handler
Indicates how to decide the REO destination indication
<enum 0 RXFT_USE_FT> Follow this entry
<enum 1 RXFT_USE_ASPT> Use address search+peer table
entry
<enum 2 RXFT_USE_FT2> Follow this entry
<enum 3 RXFT_USE_CCE> Use CCE super-rule
<legal all>
metadata
Value to be passed to SW if this flow search entry
matches
<legal all>
aggregation_count
FISA: Number'of MSDU's aggregated so far
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
lro_eligible
FISA: To indicate whether the previous MSDU for this
flow is eligible for LRO/FISA
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
msdu_count
Number of Rx MSDUs matching this flow
<legal all>
msdu_byte_count
Number of bytes in Rx MSDUs matching this flow
<legal all>
timestamp
Time of last reception (as measured at Rx OLE) matching
this flow
<legal all>
cumulative_l4_checksum
FISA: checksum 'or MSDU's that is part of this flow
aggregated so far
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
cumulative_ip_length
FISA: Total MSDU length that is part of this flow
aggregated so far
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
tcp_sequence_number
FISA: TCP Sequence number of the last packet in this
flow to detect sequence number jump
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
*/
/* Description RX_FLOW_SEARCH_ENTRY_0_SRC_IP_127_96
Uppermost 32 bits of source IPv6 address or prefix as
per Common Parser register field IP_DA_SA_PREFIX (with the
first byte in the MSB and the last byte in the LSB, i.e.
requiring a byte-swap for little-endian SW w.r.t. the byte
order in an IPv6 packet)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_0_SRC_IP_127_96_OFFSET 0x00000000
#define RX_FLOW_SEARCH_ENTRY_0_SRC_IP_127_96_LSB 0
#define RX_FLOW_SEARCH_ENTRY_0_SRC_IP_127_96_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_1_SRC_IP_95_64
Next 32 bits of source IPv6 address or prefix (requiring
a byte-swap for little-endian SW) <legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_1_SRC_IP_95_64_OFFSET 0x00000004
#define RX_FLOW_SEARCH_ENTRY_1_SRC_IP_95_64_LSB 0
#define RX_FLOW_SEARCH_ENTRY_1_SRC_IP_95_64_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_2_SRC_IP_63_32
Next 32 bits of source IPv6 address or lowest 32 bits of
prefix (requiring a byte-swap for little-endian SW)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_2_SRC_IP_63_32_OFFSET 0x00000008
#define RX_FLOW_SEARCH_ENTRY_2_SRC_IP_63_32_LSB 0
#define RX_FLOW_SEARCH_ENTRY_2_SRC_IP_63_32_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_3_SRC_IP_31_0
Lowest 32 bits of source IPv6 address, or source IPv4
address (requiring a byte-swap for little-endian SW w.r.t.
the byte order in an IPv6 or IPv4 packet)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_3_SRC_IP_31_0_OFFSET 0x0000000c
#define RX_FLOW_SEARCH_ENTRY_3_SRC_IP_31_0_LSB 0
#define RX_FLOW_SEARCH_ENTRY_3_SRC_IP_31_0_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_4_DEST_IP_127_96
Uppermost 32 bits of destination IPv6 address or prefix
as per Common Parser register field IP_DA_SA_PREFIX (with
the first byte in the MSB and the last byte in the LSB, i.e.
requiring a byte-swap for little-endian SW w.r.t. the byte
order as in an IPv6 packet)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_4_DEST_IP_127_96_OFFSET 0x00000010
#define RX_FLOW_SEARCH_ENTRY_4_DEST_IP_127_96_LSB 0
#define RX_FLOW_SEARCH_ENTRY_4_DEST_IP_127_96_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_5_DEST_IP_95_64
Next 32 bits of destination IPv6 address or prefix
(requiring a byte-swap for little-endian SW)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_5_DEST_IP_95_64_OFFSET 0x00000014
#define RX_FLOW_SEARCH_ENTRY_5_DEST_IP_95_64_LSB 0
#define RX_FLOW_SEARCH_ENTRY_5_DEST_IP_95_64_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_6_DEST_IP_63_32
Next 32 bits of destination IPv6 address or lowest 32
bits of prefix (requiring a byte-swap for little-endian SW)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_6_DEST_IP_63_32_OFFSET 0x00000018
#define RX_FLOW_SEARCH_ENTRY_6_DEST_IP_63_32_LSB 0
#define RX_FLOW_SEARCH_ENTRY_6_DEST_IP_63_32_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_7_DEST_IP_31_0
Lowest 32 bits of destination IPv6 address, or
destination IPv4 address (requiring a byte-swap for
little-endian SW w.r.t. the byte order in an IPv6 or IPv4
packet)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_7_DEST_IP_31_0_OFFSET 0x0000001c
#define RX_FLOW_SEARCH_ENTRY_7_DEST_IP_31_0_LSB 0
#define RX_FLOW_SEARCH_ENTRY_7_DEST_IP_31_0_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_8_SRC_PORT
LSB of SPI in case of ESP/AH
else source port in case of TCP/UDP without IPsec,
else zeros in case of ICMP (with the first/third byte in
the MSB and the second/fourth byte in the LSB, i.e.
requiring a byte-swap for little-endian SW w.r.t. the byte
order as in an IPv6 or IPv4 packet) <legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_8_SRC_PORT_OFFSET 0x00000020
#define RX_FLOW_SEARCH_ENTRY_8_SRC_PORT_LSB 0
#define RX_FLOW_SEARCH_ENTRY_8_SRC_PORT_MASK 0x0000ffff
/* Description RX_FLOW_SEARCH_ENTRY_8_DEST_PORT
MSB of SPI in case of ESP/AH
else destination port in case of TCP/UDP without IPsec,
else zeros in case of ICMP (with the first byte in the
MSB and the second byte in the LSB, i.e. requiring a
byte-swap for little-endian SW w.r.t. the byte order as in
an IPv6 or IPv4 packet)
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_8_DEST_PORT_OFFSET 0x00000020
#define RX_FLOW_SEARCH_ENTRY_8_DEST_PORT_LSB 16
#define RX_FLOW_SEARCH_ENTRY_8_DEST_PORT_MASK 0xffff0000
/* Description RX_FLOW_SEARCH_ENTRY_9_L4_PROTOCOL
IPsec or L4 protocol
<enum 1 ICMPV4>
<enum 6 TCP>
<enum 17 UDP>
<enum 50 ESP>
<enum 51 AH>
<enum 58 ICMPV6>
<legal 1, 6, 17, 50, 51, 58>
*/
#define RX_FLOW_SEARCH_ENTRY_9_L4_PROTOCOL_OFFSET 0x00000024
#define RX_FLOW_SEARCH_ENTRY_9_L4_PROTOCOL_LSB 0
#define RX_FLOW_SEARCH_ENTRY_9_L4_PROTOCOL_MASK 0x000000ff
/* Description RX_FLOW_SEARCH_ENTRY_9_VALID
Indicates validity of entry
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_9_VALID_OFFSET 0x00000024
#define RX_FLOW_SEARCH_ENTRY_9_VALID_LSB 8
#define RX_FLOW_SEARCH_ENTRY_9_VALID_MASK 0x00000100
/* Description RX_FLOW_SEARCH_ENTRY_9_RESERVED_9
<legal 0>
*/
#define RX_FLOW_SEARCH_ENTRY_9_RESERVED_9_OFFSET 0x00000024
#define RX_FLOW_SEARCH_ENTRY_9_RESERVED_9_LSB 9
#define RX_FLOW_SEARCH_ENTRY_9_RESERVED_9_MASK 0x00fffe00
/* Description RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_INDICATION
The ID of the REO exit ring where the MSDU frame shall
push after (MPDU level) reordering has finished.
<enum 0 reo_destination_tcl> Reo will push the frame
into the REO2TCL ring
<enum 1 reo_destination_sw1> Reo will push the frame
into the REO2SW1 ring
<enum 2 reo_destination_sw2> Reo will push the frame
into the REO2SW2 ring
<enum 3 reo_destination_sw3> Reo will push the frame
into the REO2SW3 ring
<enum 4 reo_destination_sw4> Reo will push the frame
into the REO2SW4 ring
<enum 5 reo_destination_release> Reo will push the frame
into the REO_release ring
<enum 6 reo_destination_fw> Reo will push the frame into
the REO2FW ring
<enum 7 reo_destination_sw5> Reo will push the frame
into the REO2SW5 ring (REO remaps this in chips without
REO2SW5 ring, e.g. Pine)
<enum 8 reo_destination_sw6> Reo will push the frame
into the REO2SW6 ring (REO remaps this in chips without
REO2SW6 ring, e.g. Pine)
<enum 9 reo_destination_9> REO remaps this <enum 10
reo_destination_10> REO remaps this
<enum 11 reo_destination_11> REO remaps this
<enum 12 reo_destination_12> REO remaps this <enum 13
reo_destination_13> REO remaps this
<enum 14 reo_destination_14> REO remaps this
<enum 15 reo_destination_15> REO remaps this
<enum 16 reo_destination_16> REO remaps this
<enum 17 reo_destination_17> REO remaps this
<enum 18 reo_destination_18> REO remaps this
<enum 19 reo_destination_19> REO remaps this
<enum 20 reo_destination_20> REO remaps this
<enum 21 reo_destination_21> REO remaps this
<enum 22 reo_destination_22> REO remaps this
<enum 23 reo_destination_23> REO remaps this
<enum 24 reo_destination_24> REO remaps this
<enum 25 reo_destination_25> REO remaps this
<enum 26 reo_destination_26> REO remaps this
<enum 27 reo_destination_27> REO remaps this
<enum 28 reo_destination_28> REO remaps this
<enum 29 reo_destination_29> REO remaps this
<enum 30 reo_destination_30> REO remaps this
<enum 31 reo_destination_31> REO remaps this
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_INDICATION_OFFSET 0x00000024
#define RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_INDICATION_LSB 24
#define RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_INDICATION_MASK 0x1f000000
/* Description RX_FLOW_SEARCH_ENTRY_9_MSDU_DROP
Overriding indication to REO to forward to REO release
ring
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_9_MSDU_DROP_OFFSET 0x00000024
#define RX_FLOW_SEARCH_ENTRY_9_MSDU_DROP_LSB 29
#define RX_FLOW_SEARCH_ENTRY_9_MSDU_DROP_MASK 0x20000000
/* Description RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_HANDLER
Indicates how to decide the REO destination indication
<enum 0 RXFT_USE_FT> Follow this entry
<enum 1 RXFT_USE_ASPT> Use address search+peer table
entry
<enum 2 RXFT_USE_FT2> Follow this entry
<enum 3 RXFT_USE_CCE> Use CCE super-rule
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_HANDLER_OFFSET 0x00000024
#define RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_HANDLER_LSB 30
#define RX_FLOW_SEARCH_ENTRY_9_REO_DESTINATION_HANDLER_MASK 0xc0000000
/* Description RX_FLOW_SEARCH_ENTRY_10_METADATA
Value to be passed to SW if this flow search entry
matches
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_10_METADATA_OFFSET 0x00000028
#define RX_FLOW_SEARCH_ENTRY_10_METADATA_LSB 0
#define RX_FLOW_SEARCH_ENTRY_10_METADATA_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_11_AGGREGATION_COUNT
FISA: Number'of MSDU's aggregated so far
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_11_AGGREGATION_COUNT_OFFSET 0x0000002c
#define RX_FLOW_SEARCH_ENTRY_11_AGGREGATION_COUNT_LSB 0
#define RX_FLOW_SEARCH_ENTRY_11_AGGREGATION_COUNT_MASK 0x0000007f
/* Description RX_FLOW_SEARCH_ENTRY_11_LRO_ELIGIBLE
FISA: To indicate whether the previous MSDU for this
flow is eligible for LRO/FISA
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_11_LRO_ELIGIBLE_OFFSET 0x0000002c
#define RX_FLOW_SEARCH_ENTRY_11_LRO_ELIGIBLE_LSB 7
#define RX_FLOW_SEARCH_ENTRY_11_LRO_ELIGIBLE_MASK 0x00000080
/* Description RX_FLOW_SEARCH_ENTRY_11_MSDU_COUNT
Number of Rx MSDUs matching this flow
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_11_MSDU_COUNT_OFFSET 0x0000002c
#define RX_FLOW_SEARCH_ENTRY_11_MSDU_COUNT_LSB 8
#define RX_FLOW_SEARCH_ENTRY_11_MSDU_COUNT_MASK 0xffffff00
/* Description RX_FLOW_SEARCH_ENTRY_12_MSDU_BYTE_COUNT
Number of bytes in Rx MSDUs matching this flow
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_12_MSDU_BYTE_COUNT_OFFSET 0x00000030
#define RX_FLOW_SEARCH_ENTRY_12_MSDU_BYTE_COUNT_LSB 0
#define RX_FLOW_SEARCH_ENTRY_12_MSDU_BYTE_COUNT_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_13_TIMESTAMP
Time of last reception (as measured at Rx OLE) matching
this flow
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_13_TIMESTAMP_OFFSET 0x00000034
#define RX_FLOW_SEARCH_ENTRY_13_TIMESTAMP_LSB 0
#define RX_FLOW_SEARCH_ENTRY_13_TIMESTAMP_MASK 0xffffffff
/* Description RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_L4_CHECKSUM
FISA: checksum 'or MSDU's that is part of this flow
aggregated so far
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_L4_CHECKSUM_OFFSET 0x00000038
#define RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_L4_CHECKSUM_LSB 0
#define RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_L4_CHECKSUM_MASK 0x0000ffff
/* Description RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_IP_LENGTH
FISA: Total MSDU length that is part of this flow
aggregated so far
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_IP_LENGTH_OFFSET 0x00000038
#define RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_IP_LENGTH_LSB 16
#define RX_FLOW_SEARCH_ENTRY_14_CUMULATIVE_IP_LENGTH_MASK 0xffff0000
/* Description RX_FLOW_SEARCH_ENTRY_15_TCP_SEQUENCE_NUMBER
FISA: TCP Sequence number of the last packet in this
flow to detect sequence number jump
Set to zero in chips not supporting FISA, e.g. Pine
<legal all>
*/
#define RX_FLOW_SEARCH_ENTRY_15_TCP_SEQUENCE_NUMBER_OFFSET 0x0000003c
#define RX_FLOW_SEARCH_ENTRY_15_TCP_SEQUENCE_NUMBER_LSB 0
#define RX_FLOW_SEARCH_ENTRY_15_TCP_SEQUENCE_NUMBER_MASK 0xffffffff
#endif // _RX_FLOW_SEARCH_ENTRY_H_
|