diff options
| author | Lin Huang <hl@rock-chips.com> | 2017-05-17 16:14:37 +0800 |
|---|---|---|
| committer | Caesar Wang <wxt@rock-chips.com> | 2017-08-29 11:53:29 +0800 |
| commit | 9aadf25c2251d3fe66ea743b97cf32e1728b3ae4 (patch) | |
| tree | cbe6853dc666dbf4a1e64fc7e8e03db1eaf2acff /plat/rockchip/common | |
| parent | 74c3d79dc2ce8c04cf45dcb709199926fa162f29 (diff) | |
| download | arm-trusted-firmware-9aadf25c2251d3fe66ea743b97cf32e1728b3ae4.tar.gz | |
rockchip/rk3399: set ddr clock source back to dpll when ddr resume
when logic power rail shutdown, CRU register will back to reset
value, ddr use abpll as clock source when do suspend, we need to save
and dpll value in pmusram, then set back these ddr clock back to dpll
when dddr resume.
Change-Id: I95dc0173649e8515859cfa46b40a606e0cc2fe3f
Signed-off-by: Lin Huang <hl@rock-chips.com>
Diffstat (limited to 'plat/rockchip/common')
| -rw-r--r-- | plat/rockchip/common/pmusram/pmu_sram_cpus_on.S | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/plat/rockchip/common/pmusram/pmu_sram_cpus_on.S b/plat/rockchip/common/pmusram/pmu_sram_cpus_on.S index 22bdffcae..5a1854b42 100644 --- a/plat/rockchip/common/pmusram/pmu_sram_cpus_on.S +++ b/plat/rockchip/common/pmusram/pmu_sram_cpus_on.S @@ -45,7 +45,7 @@ sys_wakeup: ddr_resume: ldr x2, =__bl31_sram_stack_end mov sp, x2 - bl dmc_restore + bl dmc_resume #endif bl sram_restore sys_resume: |