aboutsummaryrefslogtreecommitdiff
path: root/plat/nvidia/tegra/include/t186
AgeCommit message (Expand)Author
2020-10-12Remove deprecated macro from TF-A codeManish V Badarkhe
2020-08-31Tegra: platform specific BL31_SIZEanzhou
2020-08-27Tegra: memctrl: platform setup handler functionsVarun Wadekar
2020-08-27Tegra: sip: add VPR resize enabled checkAnthony Zhou
2020-03-18Tegra186: system resume from TZSRAM memoryVarun Wadekar
2020-03-18Tegra186: disable PROGRAMMABLE_RESET_ADDRESSVarun Wadekar
2020-03-11Tegra: smmu: remove context save sequencePritesh Raithatha
2020-03-11Tegra: bpmp: fixup TEGRA_CLK_SE values for Tegra186/Tegra194Varun Wadekar
2020-03-09Tegra186: add SE support to generate SHA256 of TZRAMJeetesh Burman
2020-03-09Tegra186: add support for bpmp_ipc driverJeetesh Burman
2020-01-31Tegra: per-SoC DRAM base valuesVarun Wadekar
2019-01-31Tegra: platform dependent address space sizesSteven Kao
2019-01-31Tegra: SiP: set GPU in reset after vpr resizeJeetesh Burman
2019-01-23Tegra186: save system suspend entry marker to TZDRAMVarun Wadekar
2019-01-23Tegra186: helper functions for CPU rst handler and SMMU ctx offsetVarun Wadekar
2019-01-23Tegra: rename secure scratch register macrosSteven Kao
2019-01-23Tegra186: secondary: fix MISRA violations for Rules 8.6, 11.1Varun Wadekar
2019-01-23Tegra: memctrl_v2: allow CPU accesses to TZRAMSteven Kao
2019-01-23Tegra: memctrl_v2: pack TZDRAM base to RSVD55_SCRATCHHarvey Hsieh
2019-01-23Tegra: memctrl_v2: platform handlers to program MSSPuneet Saxena
2019-01-18Tegra: memctrl_v2: pack TZDRAM base into SCRATCH54_LOHarvey Hsieh
2019-01-18Tegra: fix defects flagged by MISRA Rule 10.3Anthony Zhou
2019-01-18Tegra: common: drivers: fix MISRA defectsAnthony Zhou
2019-01-18Tegra: gpcdma: driver for general purpose DMAVarun Wadekar
2019-01-04Sanitise includes across codebaseAntonio Nino Diaz
2018-11-08Standardise header guards across codebaseAntonio Nino Diaz
2017-06-14Tegra: memctrl: check GPU reset state from common placeVarun Wadekar
2017-06-14Tegra: add explicit casts for integer macrosVarun Wadekar
2017-05-03Use SPDX license identifiersdp-arm
2017-05-01Tegra: memctrl_v2: zero out NS Video memory carveout regionVarun Wadekar
2017-05-01Tegra: memmap Tegra micro-seconds timer controllerSteven Kao
2017-04-13Tegra: smmu: support for multiple devicesPritesh Raithatha
2017-04-07Tegra: memctrl_v2: remove non-secure access to TZSRAM memoryHarvey Hsieh
2017-04-07Tegra186: read activity monitor's clock counter valuesVarun Wadekar
2017-04-07Tegra186: move smmu driver to tegra/commonVarun Wadekar
2017-04-05Tegra186: move TSA macros to tegra_def.hVarun Wadekar
2017-04-05Tegra: drivers: memctrl: move chip specific defines to tegra_def.hVarun Wadekar
2017-04-05Tegra186: move platform specific MCE defines to tegra_def.hVarun Wadekar
2017-04-05Tegra: memctrl_v2: save TZDRAM settings to secure scratch registersHarvey Hsieh
2017-03-30Tegra186: use helper functions to get major/minor versionVarun Wadekar
2017-03-30Tegra186: handlers to get BL31 arguments from previous bootloaderVarun Wadekar
2017-03-30Tegra: memctrl_v2: TZRAM aperture configuration settingsVarun Wadekar
2017-03-30Tegra186: Enable ECC and Parity Protection for A02p SKUsVarun Wadekar
2017-03-27Tegra186: fix recursion in included headers (tegra_def.h/platform_def.h)Varun Wadekar
2017-03-23Tegra186: enable support for simulation environmentVarun Wadekar
2017-03-23Tegra186: re-configure MSS' client settingsVarun Wadekar
2017-03-22Tegra186: implement support for System SuspendVarun Wadekar
2017-03-20Tegra186: register FIQ interrupt sourcesVarun Wadekar
2017-03-20Tegra: memctrl_v2: implement MC txn override WARVarun Wadekar
2017-03-20Tegra186: support for C6/C7 CPU_SUSPEND statesVarun Wadekar
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-12 20:16:25 +0000