blob: 1095f3840265aceb7cbd35b87a54b1f45b5339c8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/*
* Copyright 2018-2020 NXP
*
* SPDX-License-Identifier: BSD-3-Clause
*
*/
#ifndef POLICY_H
#define POLICY_H
/* Following defines affect the PLATFORM SECURITY POLICY */
/* set this to 0x0 if the platform is not using/responding to ECC errors
* set this to 0x1 if ECC is being used (we have to do some init)
*/
#define POLICY_USING_ECC 0x0
/* Set this to 0x0 to leave the default SMMU page size in sACR
* Set this to 0x1 to change the SMMU page size to 64K
*/
#define POLICY_SMMU_PAGESZ_64K 0x1
/*
* POLICY_PERF_WRIOP = 0 : No Performance enhancement for WRIOP RN-I
* POLICY_PERF_WRIOP = 1 : No Performance enhancement for WRIOP RN-I = 7
* POLICY_PERF_WRIOP = 2 : No Performance enhancement for WRIOP RN-I = 23
*/
#define POLICY_PERF_WRIOP 0
/*
* set this to '1' if the debug clocks need to remain enabled during
* system entry to low-power (LPM20) - this should only be necessary
* for testing and NEVER set for normal production
*/
#define POLICY_DEBUG_ENABLE 0
#endif /* POLICY_H */
|
