aboutsummaryrefslogtreecommitdiff
path: root/decoder/armv7/ixheaacd_esbr_radix4bfly.s
blob: 7a4560d833885561478f198c17b498b21832658b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
@/******************************************************************************
@ *
@ * Copyright (C) 2018 The Android Open Source Project
@ *
@ * Licensed under the Apache License, Version 2.0 (the "License");
@ * you may not use this file except in compliance with the License.
@ * You may obtain a copy of the License at:
@ *
@ * http:@www.apache.org/licenses/LICENSE-2.0
@ *
@ * Unless required by applicable law or agreed to in writing, software
@ * distributed under the License is distributed on an "AS IS" BASIS,
@ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
@ * See the License for the specific language governing permissions and
@ * limitations under the License.
@ *
@ *****************************************************************************
@ * Originally developed and contributed by Ittiam Systems Pvt. Ltd, Bangalore
@*/


.global ixheaacd_esbr_radix4bfly

ixheaacd_esbr_radix4bfly:

    STMFD           sp!, {r4-r12, r14}

    SUB             sp, sp, #16

    MOV             r6, #6
    MUL             r7, r6, r3
    MOV             r4, r3
    STR             r7, [sp]



    MOV             r3, r3, lsl #1

    STR             r2, [sp, #8]
    STR             r4, [sp, #12]
    STR             r4, [sp, #4]

    ADD             r2, r1, r3, lsl #2
    ADD             r0, r0, #16


RADIX4_OUTLOOP:
RADIX4_INLOOP:


    LDR             r6, [r1]
    LDR             r7, [r2]
    LDR             r8, [r2, r3, lsl #2]
    LDR             r9, [r2, r3, lsl #3]

    ADD             r10, r6, r8
    SUB             r11, r6, r8
    ADD             r12, r7, r9
    SUB             r14, r7, r9

    ADD             r6, r10, r12
    SUB             r7, r10, r12
    STR             r6, [r1], #4

    LDR             r8, [r1]
    LDR             r6, [r2, #4]!
    LDR             r9, [r2, r3, lsl #2]!
    LDR             r10, [r2, r3, lsl #2]!

    ADD             r12, r8, r9
    SUB             r8, r8, r9
    ADD             r9, r6, r10
    SUB             r6, r6, r10

    ADD             r10, r12, r9
    STR             r10, [r1], #4
    SUB             r12, r12, r9

    ADD             r9, r11, r6
    SUB             r10, r11, r6
    ADD             r11, r8, r14
    LDR             r5, [r0], #4
    LDR             r4, [r0], #-12
    SUB             r6, r8, r14

    RSB             r5, r5, #0
    SMULL           r14, r8, r10, r5
    SMLAL           r14, r8, r11, r4
    RSB             r5, r5, #0

    MOV             r8, r8, lsl #1
    STR             r8, [r2], #-4

    SMULL           r14, r8, r10, r4
    SMLAL           r14, r8, r11, r5
    LDR             r11, [r0], #4
    LDR             r4, [r0], #-12
    MOV             r8, r8, lsl #1
    STR             r8, [r2], -r3, lsl #2

    SMULL           r10, r8, r7, r4
    SMLAL           r10, r8, r12, r11

    LDR             r14, [r0], #4

    MOV             r5, r8, lsl #1

    RSB             r11, r11, #0
    SMULL           r10, r8, r7, r11
    SMLAL           r10, r8, r12, r4
    LDR             r4, [r0], #36
    STR             r5, [r2], #4
    MOV             r7, r8, lsl #1

    RSB             r14, r14, #0
    SMULL           r11, r12, r9, r14
    SMLAL           r11, r12, r6, r4
    RSB             r14, r14, #0

    STR             r7, [r2], -r3, lsl #2
    MOV             r12, r12, lsl #1

    SMULL           r10, r7, r9, r4
    SMLAL           r10, r7, r6, r14

    STR             r12, [r2], #-4
    MOV             r7, r7, lsl #1
    STR             r7, [r2], #8

    LDR             r4, [sp, #4]
    SUBS            r4, r4, #1
    STR             r4, [sp, #4]
    BGT             RADIX4_INLOOP

    LDR             r8, [sp]
    LDR             r4, [sp, #12]

    LDR             r6, [sp, #8]


    SUB             r0, r0, r8, lsl #2
    ADD             r1, r1, r8, lsl #2
    ADD             r2, r2, r8, lsl #2
    STR             r4, [sp, #4]
    SUBS            r6, r6, #1
    STR             r6, [sp, #8]
    BGT             RADIX4_OUTLOOP



    ADD             sp, sp, #16
    LDMFD           sp!, {r4-r12, r15}