aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/AArch64/Android.bp
blob: b7af5d75018d36644dd1255b044242d670f7f939 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
cc_library_static {
    name: "libLLVMAArch64CodeGen",
    defaults: [
        "llvm-lib-defaults",
        "llvm-aarch64-defaults",
    ],
    srcs: ["*.cpp"],

    // Global ISEL is an experimental feature.  If LLVM_BUILD_GLOBAL_ISEL is not
    // set, these files fail compilation based on a macro check.
    exclude_srcs: [
        "AArch64CallLowering.cpp",
        "AArch64RegisterBankInfo.cpp",
    ],
}

cc_defaults {
    name: "llvm-aarch64-defaults",
    generated_headers: ["llvm-gen-aarch64"],
    static_libs: ["llvm-aarch64-headers"],
}

cc_library_static {
    name: "llvm-aarch64-headers",
    vendor_available: true,
    product_available: true,
    host_supported: true,
    // TODO(b/153609531): remove when no longer needed.
    native_bridge_supported: true,
    target: {
        windows: {
            enabled: true,
        },
    },
    export_include_dirs: ["."],
}

llvm_tblgen {
    name: "llvm-gen-aarch64",
    in: "AArch64.td",
    outs: [
        "AArch64GenRegisterInfo.inc",
        "AArch64GenInstrInfo.inc",
        "AArch64GenAsmWriter.inc",
        "AArch64GenAsmWriter1.inc",
        "AArch64GenDAGISel.inc",
        "AArch64GenCallingConv.inc",
        "AArch64GenAsmMatcher.inc",
        "AArch64GenSubtargetInfo.inc",
        "AArch64GenMCCodeEmitter.inc",
        "AArch64GenFastISel.inc",
        "AArch64GenDisassemblerTables.inc",
        "AArch64GenMCPseudoLowering.inc",
        "AArch64GenSystemOperands.inc",
    ],
}

subdirs = ["*"]