aboutsummaryrefslogtreecommitdiff
path: root/pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h
diff options
context:
space:
mode:
Diffstat (limited to 'pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h')
-rw-r--r--pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h b/pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h
index a47d67251..255057669 100644
--- a/pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h
+++ b/pw_cpu_exception_cortex_m/pw_cpu_exception_cortex_m_private/cortex_m_constants.h
@@ -85,7 +85,7 @@ constexpr uint32_t kXpsrIpsrMask = 0b1'1111'1111;
constexpr uint32_t kControlThreadModeStackMask = 0x1u << 1; // 0=MSP, 1=PSP
// Memory mapped registers. (ARMv7-M Section B3.2.2, Table B3-4)
-// TODO(pwbug/316): Only some of these are supported on ARMv6-M.
+// TODO(b/234891073): Only some of these are supported on ARMv6-M.
inline volatile uint32_t& cortex_m_cfsr =
*reinterpret_cast<volatile uint32_t*>(0xE000ED28u);
inline volatile uint32_t& cortex_m_mmfar =