aboutsummaryrefslogtreecommitdiff
path: root/dexlib2/src/main/ragel/SyntheticAccessorFSM.rl
diff options
context:
space:
mode:
Diffstat (limited to 'dexlib2/src/main/ragel/SyntheticAccessorFSM.rl')
-rw-r--r--dexlib2/src/main/ragel/SyntheticAccessorFSM.rl10
1 files changed, 7 insertions, 3 deletions
diff --git a/dexlib2/src/main/ragel/SyntheticAccessorFSM.rl b/dexlib2/src/main/ragel/SyntheticAccessorFSM.rl
index 60d297bb..96ac5367 100644
--- a/dexlib2/src/main/ragel/SyntheticAccessorFSM.rl
+++ b/dexlib2/src/main/ragel/SyntheticAccessorFSM.rl
@@ -64,7 +64,13 @@ public class SyntheticAccessorFSM {
public static final int NEGATIVE_ONE = -1;
public static final int OTHER = 0;
- public static int test(List<? extends Instruction> instructions) {
+ @Nonnull private final Opcodes opcodes;
+
+ public SyntheticAccessorFSM(@Nonnull Opcodes opcodes) {
+ this.opcodes = opcodes;
+ }
+
+ public int test(List<? extends Instruction> instructions) {
int accessorType = -1;
int cs, p = 0;
int pe = instructions.size();
@@ -83,8 +89,6 @@ public class SyntheticAccessorFSM {
// The return register;
int returnRegister = -1;
- Opcodes opcodes = Opcodes.forApi(20);
-
%%{
import "Opcodes.rl";
alphtype short;