Age | Commit message (Collapse) | Author |
|
Bug: 37908039
BZ: 51478
Test: netflix, youtube, play movies
Regardless of the early_suspend system call.
Change-Id: Ib72396260b7532482923c33c890573dbfd40aa00
Signed-off-by: Austin Hu <austin.hu@intel.com>
(cherry picked from commit 89ee4ad98fb679a8b69c31b6034c229e05716d5c)
|
|
BZ: IMINAN-51481
Fixes: 38135184
Test: Netflix, play movies, youtube
Change-Id: I67c5f1353f008035afa2492937a12818c1bff1a1
Signed-off-by: Austin Hu <austin.hu@intel.com>
(cherry picked from commit fe3bb5afb0875ca02b6232ec860ae2e33b0b4d17)
|
|
Bug: 33487853
Fixed by going through the normal post procedure, and creating the
corrsponding retire fence for the frame.
But actually display driver won't do real page flip by updating
the register(s) of Display Controller, to display the black screen.
Because, Anniedale Display Controller used in Fugu has a HARDWARE
bug that its pipe would hang if all of the attached RGB/YUV planes
are off.
Test: netflix, play movies, youtube
Change-Id: I9911c5e159c86fb46c02c958cb68d5c9e83856ae
Signed-off-by: Austin Hu <austin.hu@intel.com>
(cherry picked from commit eb65cfa1356880438b59009d585ebcb35ec1030f)
|
|
This reverts commit be5caddb7d82f64ce765752e7451240f6a11a589.
Bug: 35427231
Test: netflix, youtube, play movies
Change-Id: Ifde1ce1fa2dcc52367c158208cb68feaa257a672
|
|
This reverts commit 7a141a8d91c694a65c0d191ef15f9c1e350263cf.
Change-Id: I2730fb82a20d5211aef85475337f0539b2910285
|
|
This change updates the headers imported from the Imagination
PowerVR Rogue DDK to the latest versions. The new headers are
fully backwards compatible with the older GPU DDKs.
Support for gralloc1 (v1) has also been added. This is
implemented as runtime detection of the HAL version, rather
than a compile flag, to enable the GPU DDK to be swapped out
without a full platform rebuild. The plan is that the runtime
checks will be removed in a subsequent change once the import
of DDK 1.8 has stabilized.
The headers updated by this change are used by other projects
so this change will break the build unless it is merged in
tandem with other changes.
Test: Manual, youtube video worked
Bug: 34625842
Change-Id: I700bc8845674135ff7a2b137c04a07c9945e28f7
|
|
Fall back to GLES if the size isn't be supported.
Bug: 29267608
BZ: IMINAN-50487
Change-Id: I542d29556d2e082c7e7630e0023bf660126b2094
Signed-off-by: Lily Ouyang <lily.ouyang@intel.com>
|
|
Bug: 29160724
Bug: IMINAN-49451
Originall the width calculation of NV12_VED/NV12_VEDT formats was hacked
in gralloc HAL, so moved this hacking into HWC HAL.
Change-Id: I94afcc1e16f42540ed5826423d4bb52c494b6b45
Signed-off-by: Austin Hu <austin.hu@intel.com>
|
|
Bug: 29160724
Bug: IMINAN-49451
Otherwise gralloc HAL has to hack the buffer allocation for the
format, with 128 bytes alignment requirement by overlay plane
of Intel display controller.
Change-Id: I26960cf12f59d1233787d8f9dee69949a0582090
Signed-off-by: Austin Hu <austin.hu@intel.com>
|
|
Bug: 27589011
Bug: IMINAN-49451
Change-Id: I1e5a3bc26b9436a4bd2987a38a77cfd000049ddf
Signed-off-by: Austin Hu <austin.hu@intel.com>
|
|
Bug: 27589011
Bug: IMINAN-49451
Change-Id: I76f1815e68f7656c52914d7e10300c4b9223cef2
Signed-off-by: Alistair Strachan <alistair.strachan@imgtec.com>
Signed-off-by: Austin Hu <austin.hu@intel.com>
|
|
Correct register setting for RGBX/RGBA overlay support.
Author: Xuwei Huang <xuwei.huang@intel.com>
Bug: 26945608
JIRA: 49238
Change-Id: I1ffd7155821e9904860ab115c3b6784f0f2d3d0f
Signed-off-by: Lily Ouyang <lily.ouyang@intel.com>
|
|
In DDK 1.4, a function table was provided at the end of the gralloc_module_t
to extend the gralloc API. This was replaced in DDK 1.5 with perform()
extensions, but the compatibility functions remained. Intel opted to
continue to use this compatibility path. However, future DDKs remove
the compatibility feature.
As DDK 1.5 has already been merged, it is possible to move away from the
deprecate extension methods without disruption.
This prepares the project for future DDKs.
Bug: 26592113
Change-Id: I8c529420ca613d6db9ccb4aa521e14889895a29c
Signed-off-by: Alistair Strachan <alistair.strachan@imgtec.com>
|
|
Update VideoPayloadBuffer to align with palyload in video driver
Bug: 25936176
Change-Id: I5b0ad4d7aa107f4dc4ecca38659ec94c3799447e
Signed-off-by: mahongpe <hongpeng.ma@intel.com>
|
|
When playing 180 degree rotated video, fall back to GLES composition
to avoid video blanck issue.
Bug: 21551651
Change-Id: Ibca4c48dc40c7ced705f45ac75a9f314932219c5
Signed-off-by: Jia, Lin A <lin.a.jia@intel.com>
|
|
Bug: 20914944
Bug: 20302101
Bug: 19412176
Bug: 21265944
Change-Id: I346848e040bf869d9e84016c05dd136f1cee397b
Signed-off-by: Pradeep Radhakrishna <pradeep.radhakrishna@intel.com>
|
|
Calling a libwsbm function with fd value (-1)
Orig-Author: Randy Xu <randy.xu@intel.com>
Bug: 18731042
BZ: 230505
Change-Id: I6a7a218c7fd6a5af6f4e0eea9cfef1ffca6752db
Signed-off-by: Dale Stimson <dale.b.stimson@intel.com>
|
|
BZ: IMINAN-37403
Change-Id: I07686698296f6712dc3e8dfc086499767460ab03
Signed-off-by: Nana Guo <nana.n.guo@intel.com>
|
|
Fall back to GLES if interlace stream exceed to the limitation
to avoid video display quality issue.
Bug: 20933701
Change-Id: I653440d9403869d045c1627041facb8f47cd6ae3
Signed-off-by: Jia, Lin A <lin.a.jia@intel.com>
|
|
Interlace bit in backbuffer should be updated when switch from
interlace video to progressive video if they are in one stream.
In this case, ANativeWindows are the same.
Bug: 19576398
Change-Id: Ibfa6ab6757c3073e5f603c5806350821be5da812
Signed-off-by: Tianmi Chen <tianmi.chen@intel.com>
|
|
dedicated directory
* commit '5edf645c075c95db98669b150c1d3c22c4bf30bd':
Moving Moorefield HWComposer in dedicated directory
|
|
* commit '3f021f9136639ae37de057ac74e5bc74b37e0fd6':
Moving Moorefield HWComposer in dedicated directory
|
|
* commit '5094bbf4cbe9b244d79ce5ec52a9285978fff311':
Moving Moorefield HWComposer in dedicated directory
|
|
Fugu HWComposer has been widely modified to fit HDMI only.
The current version does not support Marvin product based on
Merrifield platform.
We are moving both HWComposer to dedicated folders as a first
integration step. Merge will happen later.
Change-Id: Iebe90a7bd95c017eca63310fd23b32d53dfccb72
Signed-off-by: Guilhem IMBERTON <guilhem.imberton@intel.com>
|