Age | Commit message (Collapse) | Author |
|
to fix potential CTS issue such as:
android.media.cts.EncodeDecodeTest#testVP8EncodeDecodeVideoFromBufferToSurfaceQVGA
Bug: 19183778
Bug: 19184881
Change-Id: Ifd7a4ccafeaec5fe7b84f18b4417e95822dc851f
Signed-off-by: Yuanjun Huang <yuanjun.huang@intel.com>
|
|
add a flag to indicate share_info initilization state
Bug: 18629797
BZ: 230329
Change-Id: Ifd452233049a26d00742f59e0af9f624295fbdcb
Signed-off-by: Jason Hu <jason.hu@intel.com>
|
|
Bug: 18670741
Change-Id: If2e3c934a575a90583c53db3f9d734c2998558fa
Signed-off-by: hding3 <haitao.ding@intel.com>
|
|
Bug: 18156738
BZ: 227732
Change-Id: Id2f135e3cf27a15300e19ccadd18ef257f13109f
Signed-off-by: Yuanjun Huang <yuanjun.huang@intel.com>
|
|
Remove ION memory manager due to regressions caused by its inclusion.
This reverts commit 7f1c4d0835202abcb6f7bf42a3a8813dc48a8e0c.
Bug: 18578655
Bug: 18527174
BZ: 230087
BZ: 229790
BZ: 229995
Change-Id: I56965a48f4fe24aff2317610153715c1a83d4ab5
Signed-off-by: Dale Stimson <dale.b.stimson@intel.com>
|
|
In current design, all YUV420 surface will be handled with VA_FOURCC_NV12.
The correct pixel format will be saved in extra_info[8].
VSP driver will indentify YV12 format with extra_info[8].
BZ: 229811
Bug: 17383204
Change-Id: I405b37bbac273e611b7415781b6dc586808b78ba
Signed-off-by: Wang Kun <kun.k.wang@intel.com>
|
|
Fix VED fw hang issue in Monkey test
Bug: 17656112
Bug: 18306960
Change-Id: Ia5fa51e02ccb2765c4308db603559181144efe07
Signed-off-by: hding3 <haitao.ding@intel.com>
|
|
Decrease isv log amount
BZ: 229745
Bug: 17383204
Change-Id: I5c09a56a6767ac1cc62a70ee2f37764fa98ed9eb
Signed-off-by: Xigui Wang <xigui.wang@intel.com>
|
|
when ion is enabled as backend of gralloc.
video driver needs to pass down fd of graphics buffer
when creat surface from it.
Orig-Author: Randy Xu <randy.xu@intel.com>
BZ: 224134
Bug: 17316531
Depends-on: Ife9513fe58e06ea2829987f328668f975a44b4e0
Depends-on: I4b8422d48b06419af6e48b631bacbe6c7169574e
Depends-on: Ia4c5bc80df952024a0973f2bacc42992301dfbf9
Depends-on: I172cdcb8cc86fd6fa3d3adadbab19b6fd3e6a18e
Depends-on: I2a2e721719349f755033c15bdeb732e7fb5c89ac
Depends-on: I48deabb107cc3abfa59eff5e012b51293fe6d74f
Depends-on: If2be266fc9063d7a2b701f85e8ace26aaf484ff5
Change-Id: I0ca0f06491e3fb498b3b41b70cbe1b6cf39e1918
Signed-off-by: mahongpe <hongpeng.ma@intel.com>
|
|
|
|
Bug: 18313857
Change-Id: Idfd1db35e780e94d79ec0b22f22a5e319c99e7c8
Signed-off-by: Thierry Strudel <thierry.strudel@intel.com>
|
|
1. builds VSP vpp files.
2. remove dependency on libvpp
3. Remove the limitation of va surface can't be NULL when vaCreateContext
4. Fix a multiple thread issue when vaCreateSurfaces
When try to invoke gralloc_lock for the same native handle from different
thread, will return lock err.
Add a interface lock to protect the access to native handle.
5. Remove the compiling warning for VPP/VP8.
Update the data structure for parameters
Add "unused" attribute for unused function parameter.
7. Add flag in vaCreateSurfaces2 to explicit set NOT initialized share info
when creating surfaces.
8. Copy VPP input share info to output
Bug: 17383204
BZ: 227971
Change-Id: I6cfe01494d12f8704145294d391f4241801b05f6
Signed-off-by: Xigui Wang <xigui.wang@intel.com>
Signed-off-by: pingshix <pingx.shi@intel.com>
|
|
Bug: 17656112
BZ: 226486
Change-Id: I2afd29356b600b3cc002bdd7394640122757a6ab
Signed-off-by: Rajesh Poornachandran <rajesh.poornachandran@intel.com>
|
|
enhancement for maintaining the consistent of DBP also fix the CRC
issue in previous commit
Bug: 17693351
Signed-off-by: ywan171 <yi.a.wang@intel.com>
Change-Id: I354dc662085463472a328b680fa01abe01751916
|
|
This is needed to decode skiped MBs
Bug: 17693351
Change-Id: I6d602d14e3415a5dcf5546551b793201c59576a3
Signed-off-by: ywan171 <yi.a.wang@intel.com>
|
|
Bug: 17783054
BZ: 225951
Change-Id: Ic0883ff983c2b34ac7c7c104ce312d5bf33bf405
Signed-off-by: ywan171 <yi.a.wang@intel.com>
|
|
Bug: 17468185
Change-Id: I0fea2a6cc62a99953bab6d2c00674641d857e246
Signed-off-by: Thierry Strudel <thierry.strudel@intel.com>
|
|
BZ: 209178
Missed one more warning in log message.
Change-Id: I4c80e3abedf3e8f44fccc83949e10cbc666fddf5
Signed-off-by: Olivier Fourdan <olivier.fourdan@intel.com>
Reviewed-on: https://android.intel.com/221640
|
|
BZ: 209178
remove warning in psb video
Signed-off-by: ywan171 <yi.a.wang@intel.com>
Change-Id: Ie1a05b5a92fa6666420f8fd7138bc9df0f6d5d42
Signed-off-by: root <root@feijiang-desktop.(none)>
Reviewed-on: https://android.intel.com/220814
Tested-by: Fourdan, Olivier <olivier.fourdan@intel.com>
Reviewed-by: Fourdan, Olivier <olivier.fourdan@intel.com>
|
|
BZ: 209178
Change-Id: I239cc7b2823c2a111596fafdaeabbb5287c5a47e
Signed-off-by: Thierry Strudel <thierry.strudel@intel.com>
Reviewed-on: https://android.intel.com/220106
Reviewed-by: Fert, Laurent <laurent.fert@intel.com>
Reviewed-by: Imberton, Guilhem <guilhem.imberton@intel.com>
Tested-by: Imberton, Guilhem <guilhem.imberton@intel.com>
|
|
BZ: 209178
use #ifdef to comment out the VPP related code in psb video
Change-Id: Id649121deee29c8ae147c535fa4c4d4d96dbf8ba
Signed-off-by: ywan171 <yi.a.wang@intel.com>
Reviewed-on: https://android.intel.com/218948
Reviewed-by: Imberton, Guilhem <guilhem.imberton@intel.com>
Tested-by: Imberton, Guilhem <guilhem.imberton@intel.com>
|
|
BZ: 204482
use private_data to pass share info, so that we can fill out share info
outside vaCreateSurface, such as assigning crop width, crop height in
mediasdk
Change-Id: Ia98cc307bc00176742383a91b793c1484c900a81
Signed-off-by: Tianmi Chen <tianmi.chen@intel.com>
|
|
BZ: 203151
Correct share_info->crop_width/height value for VPP usecase
Change-Id: Ie0f89016f14d601483cdb863b791e45577764ce1
Signed-off-by: Li Zeng <li.zeng@intel.com>
|
|
BZ: 203614
This patch update VSP driver for WiDi Composer 3.3.
Add four member setup for scaling feature.
Change-Id: Id475b3614654f4d4fb400be2f8c57c17730d5362
Signed-off-by: Binglin Chen <binglin.chen@intel.com>
|
|
BZ:202626
Change-Id: I258d00b304e95015028afe2960898ae970a03112
Signed-off-by: mahongpe <hongpeng.ma@intel.com>
|
|
BZ: 200568
This patch fixed AIR I-mb not concective issue due to buffer reuse
Change-Id: Ibae603337f0b7c5ffa55592eae4b744b5ec0999c
Signed-off-by: Ren, Zhaohan <zhaohan.ren@intel.com>
|
|
BZ: 200580
support video rotation on MOFD. Rotation angle is signal from HWC through payload buffer
Change-Id: I44e4a6309d1befc28b2b8e62b78b6e822fc0d467
Signed-off-by: Sun, Jian <jianx.sun@intel.com>
|
|
BZ: 198675
pass video width information to kernel for VC1 decode, the info is needed for kernel to make workaround
Change-Id: Idf2d410bea6ace549248354f3d24ca9361a262b4
Signed-off-by: Sun, Jian <jianx.sun@intel.com>
|
|
BZ: 201085
use VLD entrypoint for two pass rotation so that kernel don't can distinguish VED and VSP ctx
Change-Id: Ie7bb8597d5e54585222e86a3520d94689b663d81
Signed-off-by: Li Zeng <li.zeng@intel.com>
|
|
BZ: 196057
remove clflush for both video and jpeg encoding
Change-Id: Ib597f16ee83020b94bbe2883b669e00a6bb104ca
Signed-off-by: Lin Edward <edward.lin@intel.com>
|
|
BZ: 193082
surface buffer allocation from TT heap on MOFD as GTT heap is enabled
Change-Id: I6c4bae136c8d6b269bacb02346fa1086e0449e62
Signed-off-by: Li Zeng <li.zeng@intel.com>
|
|
BZ: 192662
Support WIDI Security Compose feature.
Change-Id: Id2cd8eb649c13a3919fccb876d145feb67c33023
Signed-off-by: Wang Kun <kun.k.wang@intel.com>
|
|
BZ:188797
a). Video driver will provide 3 kinds of buffers as following:
scale rotate
normal buffer:1080P -------> scale buffer:720P -----------> rotate buffer:
specified size, such as 480P, 720P, 1080P, etc.
b). HWC will select rotate buffer and send to WiDi
Change-Id: I3e7b2343d4718533fdcd1e99741cdd7b0a83ed42
Signed-off-by: mahongpe <hongpeng.ma@intel.com>
Signed-off-by: Zhu,Tianyang <tianyang.zhu@intel.com>
|
|
Added workaround when vp8 encoder send out an empty coded frame.
BZ: 193452
1. change the default rcmode firmwre to CBR mode.
2. if app set vp8 encodet to VCM mode, set firmware to CBR_HRD mode.
when vsp vp8 encoder send out an empty coded frame.
1. set frame_size to 3.
2. set coded_buf to 00 00 00.
Change-Id: I31ee8a36e86b7bcbb46e0f403f1637d28d98904f
Signed-off-by: Bolun <bolun.liu@intel.com>
|
|
BZ: 193134
Temporal layer settings are not required on 2.19 FW.
Change-Id: Ieeda5e80afcd2fb5e2bdf5b77bbe143ca584f985
Signed-off-by: Sun, Mingruo <mingruo.sun@intel.com>
|
|
BZ: 190222
fix the performance issue when do video capture with 1080p30fps
Change-Id: I489327d5c88ed3ae7bb25f6ce1195f8863c0d5e8
Signed-off-by: edward lin <edward.lin@intel.com>
Signed-off-by: hding3 <haitao.ding@intel.com>
|
|
BZ: 189361
Change-Id: Iffab04356838d741f616180504c54548530e3e47
Signed-off-by: Zhao Liang <leo.zhao@intel.com>
|
|
BZ: 189372
Setting bitrate for separate temporal layer.
Change-Id: Iba6b26a667fa66df84897f78cd22b5dfbaa36361
Signed-off-by: zhangzha <zhangfei.zhang@intel.com>
|
|
BZ: 189356
Removed hard code for temporal layer setting.
Change-Id: I2c6aa0f6577982075d49ee001cb1096744c257d4
Signed-off-by: zhangzha <zhangfei.zhang@intel.com>
|
|
BZ: 188864
there is something wrong with the align of column, and fixed it.
Change-Id: I89bd859cf85675b2b909f2a7fc24911b51e23b7b
Signed-off-by: edward lin <edward.lin@intel.com>
|
|
BZ: 188866
dump VP8 encode interface command data
Change-Id: Idf7be722c2d012397225fd4b4af4d7f86b1e63c2
Signed-off-by: Sun, Mingruo <mingruo.sun@intel.com>
|
|
BZ: 188863
Not to use two-pass rotation when VPP enabled
Change-Id: Iea94b5fc57cdeebbc2fcdedeafc323daf0abf48f
Signed-off-by: Nana GUo <nana.n.guo@intel.com>
|
|
BZ: 188865
HEVC is decoded by software, when rotation, it will use
VED to do rotation. so there is not coded_width and coded_height
in this case. when display, the start X/Y will be wrong.
Change-Id: Ic18b32315232046451f502897353f7139fd95355
Signed-off-by: mahongpe <hongpeng.ma@intel.com>
|
|
BZ: 188861
When rotation is enabled, if source crop is not equal to source
region, HWC will need real width and height to calculate the
start position in rotation buffer.
Change-Id: Ib34bed57a293aa1ad5e181031e58575abe5e76e2
Signed-off-by: mahongpe <hongpeng.ma@intel.com>
|
|
BZ: 188860
add source frame clflush to video encoder
Change-Id: I47c5f22c2ab5a3d83c28076a15abef73239d1aa9
Signed-off-by: edward lin <edward.lin@intel.com>
|
|
BZ: 188608
Init temporal layer setting for SAND
Change-Id: I10c1e5d05d026660bd727c53c70b8ea1f1fe12fa
Signed-off-by: Sun, Mingruo <mingruo.sun@intel.com>
|
|
BZ: 183779
When making test of crc32 based on h264 case, there are some crc errors appeared.
The patch can reduced crc32 errors.
Change-Id: I1e719808aaf87e5830498a2cedd0ba12c7fdde6c
Signed-off-by: Sun, Jian <jianx.sun@intel.com>
|
|
BZ: 183181
HEVC is sw codec, which would not call setRenderRect() in MediaSDK,
so crop width and crop heigh are not set. The solution is to assign
an initial value to crop width and height.
Change-Id: Ibdcd985938e4a7eea7cd67b8573ee9b4d17c6874
Signed-off-by: Tianmi Chen <tianmi.chen@intel.com>
|
|
BZ: 185211
Check pointer colocated_target_buffer before use it.
Change-Id: I8897f57bbf8c5abaabd968c54ffdaf80befae544
Signed-off-by: Elaine Wang <elaine.wang@intel.com>
|
|
BZ: 185572
VABufferTypeMax is large(1000+) because there is big blank space between common libva buffer
type and Intel specific buffer types(for GEN usage only). If use VABufferTypeMax as
PSB_MAX_BUFFERTYPES to define the size of buffer type related arrays in context object,
we will waste about 16K memory. Currently, the max value of buffer type used in psb_video is
VAParseSliceHeaderGroupBufferType(44). So change the value of PSB_MAX_BUFFERTYPES from 1007 to 64.
Change-Id: I0d9ff14e6a1b3ecc8b34a7a73005c462141b8c4d
Signed-off-by: Elaine Wang <elaine.wang@intel.com>
|