From 731cac0fcbca0218c161fbcc666f6e9c37cea9df Mon Sep 17 00:00:00 2001 From: Colin LeMahieu Date: Thu, 16 Mar 2017 00:35:28 +0000 Subject: [Hexagon] Updating inline saturate lanes for v62 version. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@297920 91177308-0d34-0410-b5e6-96231b3b80d8 --- test/MC/Hexagon/bug20416.s | 13 +++++++++++++ 1 file changed, 13 insertions(+) create mode 100644 test/MC/Hexagon/bug20416.s (limited to 'test/MC/Hexagon') diff --git a/test/MC/Hexagon/bug20416.s b/test/MC/Hexagon/bug20416.s new file mode 100644 index 00000000000..e4fb194bbf1 --- /dev/null +++ b/test/MC/Hexagon/bug20416.s @@ -0,0 +1,13 @@ +# RUN: not llvm-mc -mv60 -mhvx -filetype=asm %s 2>%t; FileCheck %s --check-prefix=CHECK-V60-ERROR <%t +# RUN: llvm-mc -mv62 -mhvx -filetype=asm %s | FileCheck %s + +// for this a v60+/hvx instruction sequence, make sure fails with v60 +// but passes with v62. this is because this instruction uses different +// itinerary between v60 and v62 +{ + v0.h=vsat(v5.w,v9.w) + v16.h=vsat(v6.w,v26.w) +} +# CHECK-V60-ERROR: rror: invalid instruction packet: slot error +# CHECK: v0.h = vsat(v5.w,v9.w) +# CHECK: v16.h = vsat(v6.w,v26.w) -- cgit v1.2.3