blob: ebe5a7aaa27e292491734211ab7a5108b66eb6e9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
/*
* Copyright (c) 2024, Arm Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*
* This file contains the CSS specific definitions for the second generation
* platforms based on the N2/V2 CPU.
*/
#ifndef NRD_CSS_DEF2_H
#define NRD_CSS_DEF2_H
/*******************************************************************************
* CSS memory map related defines
******************************************************************************/
/* PL011 UART */
#define SOC_CSS_SEC_UART_BASE UL(0x2A410000)
#define SOC_CSS_NSEC_UART_BASE UL(0x2A400000)
#define SOC_CSS_UART_SIZE UL(0x10000)
/* General Peripherals */
#define NRD_DEVICE_BASE UL(0x20000000)
#define NRD_DEVICE_SIZE UL(0x20000000)
/*Secure Watchdog */
#define SBSA_SECURE_WDOG_BASE UL(0x2A480000)
#endif /* NRD_CSS_DEF2_H */
|
