diff options
| author | Venkateswara Rao Mandela <venkat.mandela@ti.com> | 2017-03-15 19:39:08 +0530 |
|---|---|---|
| committer | Praneeth Bajjuri <praneeth@ti.com> | 2017-08-28 14:48:04 -0500 |
| commit | 1f9dcd8f4a202dc6184a807bc0b738b1168e483e (patch) | |
| tree | f85f7d8a7345b410f9656fab21b9cde3b54e1f03 | |
| parent | f7342ce3033529fb484aada3cfacdb9991e4502d (diff) | |
| download | jacinto6evm-1f9dcd8f4a202dc6184a807bc0b738b1168e483e.tar.gz | |
RVC: Cleanup lcd backlight init
LCD backlight init does not require DSS to be up
Change-Id: Ida662307a3611ea3c579ecef6a1f3ec3b704695a
| -rw-r--r-- | board/ti/dra7xx/lateattach.c | 14 |
1 files changed, 0 insertions, 14 deletions
diff --git a/board/ti/dra7xx/lateattach.c b/board/ti/dra7xx/lateattach.c index 988152aa65..a8ff159a8d 100644 --- a/board/ti/dra7xx/lateattach.c +++ b/board/ti/dra7xx/lateattach.c @@ -668,20 +668,6 @@ void spl_setup_display(void) u32 reg; u32 display_type = LCD_TYPE_10_INCH; - debug("Enabling DSS Clock domain\n"); - __raw_writel(0x2, CM_DSS_CLKSTCTRL); - - /* enable DSS */ - reg = __raw_readl(CTRL_CORE_CONTROL_IO_2); - __raw_writel((reg | 0x1), CTRL_CORE_CONTROL_IO_2); - reg = __raw_readl(CM_DSS_DSS_CLKCTRL); - reg = ((reg & ~0x00000003) | 0x00003F00 | 0x2); - __raw_writel(reg, CM_DSS_DSS_CLKCTRL); - - debug("Enabling DSS\n"); - /* checking if DSS is enabled */ - while ((__raw_readl(CM_DSS_DSS_CLKCTRL) & 0x00030000) != 0); - debug("Enabling I2C1\n"); reg = __raw_readl(CM_L4PER_I2C1_CLKCTRL); __raw_writel((reg & ~0x00000003)|0x2, CM_L4PER_I2C1_CLKCTRL); |