blob: 79a54045a727dc75035de1971b82f2d1671f8942 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
|
/*
* Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef __HI6220_AO_H__
#define __HI6220_AO_H__
#define AO_CTRL_BASE 0xF7800000
#define AO_SC_SYS_CTRL0 (AO_CTRL_BASE + 0x000)
#define AO_SC_SYS_CTRL1 (AO_CTRL_BASE + 0x004)
#define AO_SC_SYS_CTRL2 (AO_CTRL_BASE + 0x008)
#define AO_SC_SYS_STAT0 (AO_CTRL_BASE + 0x010)
#define AO_SC_SYS_STAT1 (AO_CTRL_BASE + 0x014)
#define AO_SC_MCU_IMCTRL (AO_CTRL_BASE + 0x018)
#define AO_SC_MCU_IMSTAT (AO_CTRL_BASE + 0x01C)
#define AO_SC_SECONDRY_INT_EN0 (AO_CTRL_BASE + 0x044)
#define AO_SC_SECONDRY_INT_STATR0 (AO_CTRL_BASE + 0x048)
#define AO_SC_SECONDRY_INT_STATM0 (AO_CTRL_BASE + 0x04C)
#define AO_SC_MCU_WKUP_INT_EN6 (AO_CTRL_BASE + 0x054)
#define AO_SC_MCU_WKUP_INT_STATR6 (AO_CTRL_BASE + 0x058)
#define AO_SC_MCU_WKUP_INT_STATM6 (AO_CTRL_BASE + 0x05C)
#define AO_SC_MCU_WKUP_INT_EN5 (AO_CTRL_BASE + 0x064)
#define AO_SC_MCU_WKUP_INT_STATR5 (AO_CTRL_BASE + 0x068)
#define AO_SC_MCU_WKUP_INT_STATM5 (AO_CTRL_BASE + 0x06C)
#define AO_SC_MCU_WKUP_INT_EN4 (AO_CTRL_BASE + 0x094)
#define AO_SC_MCU_WKUP_INT_STATR4 (AO_CTRL_BASE + 0x098)
#define AO_SC_MCU_WKUP_INT_STATM4 (AO_CTRL_BASE + 0x09C)
#define AO_SC_MCU_WKUP_INT_EN0 (AO_CTRL_BASE + 0x0A8)
#define AO_SC_MCU_WKUP_INT_STATR0 (AO_CTRL_BASE + 0x0AC)
#define AO_SC_MCU_WKUP_INT_STATM0 (AO_CTRL_BASE + 0x0B0)
#define AO_SC_MCU_WKUP_INT_EN1 (AO_CTRL_BASE + 0x0B4)
#define AO_SC_MCU_WKUP_INT_STATR1 (AO_CTRL_BASE + 0x0B8)
#define AO_SC_MCU_WKUP_INT_STATM1 (AO_CTRL_BASE + 0x0BC)
#define AO_SC_INT_STATR (AO_CTRL_BASE + 0x0C4)
#define AO_SC_INT_STATM (AO_CTRL_BASE + 0x0C8)
#define AO_SC_INT_CLEAR (AO_CTRL_BASE + 0x0CC)
#define AO_SC_INT_EN_SET (AO_CTRL_BASE + 0x0D0)
#define AO_SC_INT_EN_DIS (AO_CTRL_BASE + 0x0D4)
#define AO_SC_INT_EN_STAT (AO_CTRL_BASE + 0x0D8)
#define AO_SC_INT_STATR1 (AO_CTRL_BASE + 0x0E4)
#define AO_SC_INT_STATM1 (AO_CTRL_BASE + 0x0E8)
#define AO_SC_INT_CLEAR1 (AO_CTRL_BASE + 0x0EC)
#define AO_SC_INT_EN_SET1 (AO_CTRL_BASE + 0x0F0)
#define AO_SC_INT_EN_DIS1 (AO_CTRL_BASE + 0x0F4)
#define AO_SC_INT_EN_STAT1 (AO_CTRL_BASE + 0x0F8)
#define AO_SC_TIMER_EN0 (AO_CTRL_BASE + 0x1D0)
#define AO_SC_TIMER_EN1 (AO_CTRL_BASE + 0x1D4)
#define AO_SC_TIMER_EN4 (AO_CTRL_BASE + 0x1F0)
#define AO_SC_TIMER_EN5 (AO_CTRL_BASE + 0x1F4)
#define AO_SC_MCU_SUBSYS_CTRL0 (AO_CTRL_BASE + 0x400)
#define AO_SC_MCU_SUBSYS_CTRL1 (AO_CTRL_BASE + 0x404)
#define AO_SC_MCU_SUBSYS_CTRL2 (AO_CTRL_BASE + 0x408)
#define AO_SC_MCU_SUBSYS_CTRL3 (AO_CTRL_BASE + 0x40C)
#define AO_SC_MCU_SUBSYS_CTRL4 (AO_CTRL_BASE + 0x410)
#define AO_SC_MCU_SUBSYS_CTRL5 (AO_CTRL_BASE + 0x414)
#define AO_SC_MCU_SUBSYS_CTRL6 (AO_CTRL_BASE + 0x418)
#define AO_SC_MCU_SUBSYS_CTRL7 (AO_CTRL_BASE + 0x41C)
#define AO_SC_MCU_SUBSYS_STAT0 (AO_CTRL_BASE + 0x440)
#define AO_SC_MCU_SUBSYS_STAT1 (AO_CTRL_BASE + 0x444)
#define AO_SC_MCU_SUBSYS_STAT2 (AO_CTRL_BASE + 0x448)
#define AO_SC_MCU_SUBSYS_STAT3 (AO_CTRL_BASE + 0x44C)
#define AO_SC_MCU_SUBSYS_STAT4 (AO_CTRL_BASE + 0x450)
#define AO_SC_MCU_SUBSYS_STAT5 (AO_CTRL_BASE + 0x454)
#define AO_SC_MCU_SUBSYS_STAT6 (AO_CTRL_BASE + 0x458)
#define AO_SC_MCU_SUBSYS_STAT7 (AO_CTRL_BASE + 0x45C)
#define AO_SC_PERIPH_CLKEN4 (AO_CTRL_BASE + 0x630)
#define AO_SC_PERIPH_CLKDIS4 (AO_CTRL_BASE + 0x634)
#define AO_SC_PERIPH_CLKSTAT4 (AO_CTRL_BASE + 0x638)
#define AO_SC_PERIPH_CLKEN5 (AO_CTRL_BASE + 0x63C)
#define AO_SC_PERIPH_CLKDIS5 (AO_CTRL_BASE + 0x640)
#define AO_SC_PERIPH_CLKSTAT5 (AO_CTRL_BASE + 0x644)
#define AO_SC_PERIPH_RSTEN4 (AO_CTRL_BASE + 0x6F0)
#define AO_SC_PERIPH_RSTDIS4 (AO_CTRL_BASE + 0x6F4)
#define AO_SC_PERIPH_RSTSTAT4 (AO_CTRL_BASE + 0x6F8)
#define AO_SC_PERIPH_RSTEN5 (AO_CTRL_BASE + 0x6FC)
#define AO_SC_PERIPH_RSTDIS5 (AO_CTRL_BASE + 0x700)
#define AO_SC_PERIPH_RSTSTAT5 (AO_CTRL_BASE + 0x704)
#define AO_SC_PW_CLKEN0 (AO_CTRL_BASE + 0x800)
#define AO_SC_PW_CLKDIS0 (AO_CTRL_BASE + 0x804)
#define AO_SC_PW_CLK_STAT0 (AO_CTRL_BASE + 0x808)
#define AO_SC_PW_RSTEN0 (AO_CTRL_BASE + 0x810)
#define AO_SC_PW_RSTDIS0 (AO_CTRL_BASE + 0x814)
#define AO_SC_PW_RST_STAT0 (AO_CTRL_BASE + 0x818)
#define AO_SC_PW_ISOEN0 (AO_CTRL_BASE + 0x820)
#define AO_SC_PW_ISODIS0 (AO_CTRL_BASE + 0x824)
#define AO_SC_PW_ISO_STAT0 (AO_CTRL_BASE + 0x828)
#define AO_SC_PW_MTCMOS_EN0 (AO_CTRL_BASE + 0x830)
#define AO_SC_PW_MTCMOS_DIS0 (AO_CTRL_BASE + 0x834)
#define AO_SC_PW_MTCMOS_STAT0 (AO_CTRL_BASE + 0x838)
#define AO_SC_PW_MTCMOS_ACK_STAT0 (AO_CTRL_BASE + 0x83C)
#define AO_SC_PW_MTCMOS_TIMEOUT_STAT0 (AO_CTRL_BASE + 0x840)
#define AO_SC_PW_STAT0 (AO_CTRL_BASE + 0x850)
#define AO_SC_PW_STAT1 (AO_CTRL_BASE + 0x854)
#define AO_SC_SYSTEST_STAT (AO_CTRL_BASE + 0x880)
#define AO_SC_SYSTEST_SLICER_CNT0 (AO_CTRL_BASE + 0x890)
#define AO_SC_SYSTEST_SLICER_CNT1 (AO_CTRL_BASE + 0x894)
#define AO_SC_PW_CTRL1 (AO_CTRL_BASE + 0x8C8)
#define AO_SC_PW_CTRL (AO_CTRL_BASE + 0x8CC)
#define AO_SC_MCPU_VOTEEN (AO_CTRL_BASE + 0x8D0)
#define AO_SC_MCPU_VOTEDIS (AO_CTRL_BASE + 0x8D4)
#define AO_SC_MCPU_VOTESTAT (AO_CTRL_BASE + 0x8D8)
#define AO_SC_MCPU_VOTE_MSK0 (AO_CTRL_BASE + 0x8E0)
#define AO_SC_MCPU_VOTE_MSK1 (AO_CTRL_BASE + 0x8E4)
#define AO_SC_MCPU_VOTESTAT0_MSK (AO_CTRL_BASE + 0x8E8)
#define AO_SC_MCPU_VOTESTAT1_MSK (AO_CTRL_BASE + 0x8EC)
#define AO_SC_PERI_VOTEEN (AO_CTRL_BASE + 0x8F0)
#define AO_SC_PERI_VOTEDIS (AO_CTRL_BASE + 0x8F4)
#define AO_SC_PERI_VOTESTAT (AO_CTRL_BASE + 0x8F8)
#define AO_SC_PERI_VOTE_MSK0 (AO_CTRL_BASE + 0x900)
#define AO_SC_PERI_VOTE_MSK1 (AO_CTRL_BASE + 0x904)
#define AO_SC_PERI_VOTESTAT0_MSK (AO_CTRL_BASE + 0x908)
#define AO_SC_PERI_VOTESTAT1_MSK (AO_CTRL_BASE + 0x90C)
#define AO_SC_ACPU_VOTEEN (AO_CTRL_BASE + 0x910)
#define AO_SC_ACPU_VOTEDIS (AO_CTRL_BASE + 0x914)
#define AO_SC_ACPU_VOTESTAT (AO_CTRL_BASE + 0x918)
#define AO_SC_ACPU_VOTE_MSK0 (AO_CTRL_BASE + 0x920)
#define AO_SC_ACPU_VOTE_MSK1 (AO_CTRL_BASE + 0x924)
#define AO_SC_ACPU_VOTESTAT0_MSK (AO_CTRL_BASE + 0x928)
#define AO_SC_ACPU_VOTESTAT1_MSK (AO_CTRL_BASE + 0x92C)
#define AO_SC_MCU_VOTEEN (AO_CTRL_BASE + 0x930)
#define AO_SC_MCU_VOTEDIS (AO_CTRL_BASE + 0x934)
#define AO_SC_MCU_VOTESTAT (AO_CTRL_BASE + 0x938)
#define AO_SC_MCU_VOTE_MSK0 (AO_CTRL_BASE + 0x940)
#define AO_SC_MCU_VOTE_MSK1 (AO_CTRL_BASE + 0x944)
#define AO_SC_MCU_VOTESTAT0_MSK (AO_CTRL_BASE + 0x948)
#define AO_SC_MCU_VOTESTAT1_MSK (AO_CTRL_BASE + 0x94C)
#define AO_SC_MCU_VOTE1EN (AO_CTRL_BASE + 0x960)
#define AO_SC_MCU_VOTE1DIS (AO_CTRL_BASE + 0x964)
#define AO_SC_MCU_VOTE1STAT (AO_CTRL_BASE + 0x968)
#define AO_SC_MCU_VOTE1_MSK0 (AO_CTRL_BASE + 0x970)
#define AO_SC_MCU_VOTE1_MSK1 (AO_CTRL_BASE + 0x974)
#define AO_SC_MCU_VOTE1STAT0_MSK (AO_CTRL_BASE + 0x978)
#define AO_SC_MCU_VOTE1STAT1_MSK (AO_CTRL_BASE + 0x97C)
#define AO_SC_MCU_VOTE2EN (AO_CTRL_BASE + 0x980)
#define AO_SC_MCU_VOTE2DIS (AO_CTRL_BASE + 0x984)
#define AO_SC_MCU_VOTE2STAT (AO_CTRL_BASE + 0x988)
#define AO_SC_MCU_VOTE2_MSK0 (AO_CTRL_BASE + 0x990)
#define AO_SC_MCU_VOTE2_MSK1 (AO_CTRL_BASE + 0x994)
#define AO_SC_MCU_VOTE2STAT0_MSK (AO_CTRL_BASE + 0x998)
#define AO_SC_MCU_VOTE2STAT1_MSK (AO_CTRL_BASE + 0x99C)
#define AO_SC_VOTE_CTRL (AO_CTRL_BASE + 0x9A0)
#define AO_SC_VOTE_STAT (AO_CTRL_BASE + 0x9A4)
#define AO_SC_ECONUM (AO_CTRL_BASE + 0xF00)
#define AO_SCCHIPID (AO_CTRL_BASE + 0xF10)
#define AO_SCSOCID (AO_CTRL_BASE + 0xF1C)
#define AO_SC_SOC_FPGA_RTL_DEF (AO_CTRL_BASE + 0xFE0)
#define AO_SC_SOC_FPGA_PR_DEF (AO_CTRL_BASE + 0xFE4)
#define AO_SC_SOC_FPGA_RES_DEF0 (AO_CTRL_BASE + 0xFE8)
#define AO_SC_SOC_FPGA_RES_DEF1 (AO_CTRL_BASE + 0xFEC)
#define AO_SC_XTAL_CTRL0 (AO_CTRL_BASE + 0x102)
#define AO_SC_XTAL_CTRL1 (AO_CTRL_BASE + 0x102)
#define AO_SC_XTAL_CTRL3 (AO_CTRL_BASE + 0x103)
#define AO_SC_XTAL_CTRL5 (AO_CTRL_BASE + 0x103)
#define AO_SC_XTAL_STAT0 (AO_CTRL_BASE + 0x106)
#define AO_SC_XTAL_STAT1 (AO_CTRL_BASE + 0x107)
#define AO_SC_EFUSE_CHIPID0 (AO_CTRL_BASE + 0x108)
#define AO_SC_EFUSE_CHIPID1 (AO_CTRL_BASE + 0x108)
#define AO_SC_EFUSE_SYS_CTRL (AO_CTRL_BASE + 0x108)
#define AO_SC_DEBUG_CTRL1 (AO_CTRL_BASE + 0x128)
#define AO_SC_DBG_STAT (AO_CTRL_BASE + 0x12B)
#define AO_SC_ARM_DBG_KEY0 (AO_CTRL_BASE + 0x12B)
#define AO_SC_RESERVED31 (AO_CTRL_BASE + 0x13A)
#define AO_SC_RESERVED32 (AO_CTRL_BASE + 0x13A)
#define AO_SC_RESERVED33 (AO_CTRL_BASE + 0x13A)
#define AO_SC_RESERVED34 (AO_CTRL_BASE + 0x13A)
#define AO_SC_RESERVED35 (AO_CTRL_BASE + 0x13B)
#define AO_SC_RESERVED36 (AO_CTRL_BASE + 0x13B)
#define AO_SC_RESERVED37 (AO_CTRL_BASE + 0x13B)
#define AO_SC_RESERVED38 (AO_CTRL_BASE + 0x13B)
#define AO_SC_ALWAYSON_SYS_CTRL0 (AO_CTRL_BASE + 0x148)
#define AO_SC_ALWAYSON_SYS_CTRL1 (AO_CTRL_BASE + 0x148)
#define AO_SC_ALWAYSON_SYS_CTRL2 (AO_CTRL_BASE + 0x148)
#define AO_SC_ALWAYSON_SYS_CTRL3 (AO_CTRL_BASE + 0x148)
#define AO_SC_ALWAYSON_SYS_CTRL10 (AO_CTRL_BASE + 0x14A)
#define AO_SC_ALWAYSON_SYS_CTRL11 (AO_CTRL_BASE + 0x14A)
#define AO_SC_ALWAYSON_SYS_STAT0 (AO_CTRL_BASE + 0x14C)
#define AO_SC_ALWAYSON_SYS_STAT1 (AO_CTRL_BASE + 0x14C)
#define AO_SC_ALWAYSON_SYS_STAT2 (AO_CTRL_BASE + 0x14C)
#define AO_SC_ALWAYSON_SYS_STAT3 (AO_CTRL_BASE + 0x14C)
#define AO_SC_PWUP_TIME0 (AO_CTRL_BASE + 0x188)
#define AO_SC_PWUP_TIME1 (AO_CTRL_BASE + 0x188)
#define AO_SC_PWUP_TIME2 (AO_CTRL_BASE + 0x188)
#define AO_SC_PWUP_TIME3 (AO_CTRL_BASE + 0x188)
#define AO_SC_PWUP_TIME4 (AO_CTRL_BASE + 0x189)
#define AO_SC_PWUP_TIME5 (AO_CTRL_BASE + 0x189)
#define AO_SC_PWUP_TIME6 (AO_CTRL_BASE + 0x189)
#define AO_SC_PWUP_TIME7 (AO_CTRL_BASE + 0x189)
#define AO_SC_SECURITY_CTRL1 (AO_CTRL_BASE + 0x1C0)
#define AO_SC_SYSTEST_SLICER_CNT0 (AO_CTRL_BASE + 0x890)
#define AO_SC_SYSTEST_SLICER_CNT1 (AO_CTRL_BASE + 0x894)
#define AO_SC_SYS_CTRL0_MODE_NORMAL 0x004
#define AO_SC_SYS_CTRL0_MODE_MASK 0x007
#define AO_SC_SYS_CTRL1_AARM_WD_RST_CFG (1 << 0)
#define AO_SC_SYS_CTRL1_REMAP_SRAM_AARM (1 << 1)
#define AO_SC_SYS_CTRL1_EFUSEC_REMAP (1 << 2)
#define AO_SC_SYS_CTRL1_EXT_PLL_SEL (1 << 3)
#define AO_SC_SYS_CTRL1_MCU_WDG0_RSTMCU_CFG (1 << 4)
#define AO_SC_SYS_CTRL1_USIM0_HPD_DE_BOUNCE_CFG (1 << 6)
#define AO_SC_SYS_CTRL1_USIM0_HPD_OE_CFG (1 << 7)
#define AO_SC_SYS_CTRL1_USIM1_HPD_DE_BOUNCE_CFG (1 << 8)
#define AO_SC_SYS_CTRL1_USIM1_HPD_OE_CFG (1 << 9)
#define AO_SC_SYS_CTRL1_BUS_DFS_FORE_HD_CFG (1 << 10)
#define AO_SC_SYS_CTRL1_BUS_DFS_FORE_HD_CFG1 (1 << 11)
#define AO_SC_SYS_CTRL1_USIM0_HPD_OE_SFT (1 << 12)
#define AO_SC_SYS_CTRL1_USIM1_HPD_OE_SFT (1 << 13)
#define AO_SC_SYS_CTRL1_MCU_CLKEN_HARDCFG (1 << 15)
#define AO_SC_SYS_CTRL1_AARM_WD_RST_CFG_MSK (1 << 16)
#define AO_SC_SYS_CTRL1_REMAP_SRAM_AARM_MSK (1 << 17)
#define AO_SC_SYS_CTRL1_EFUSEC_REMAP_MSK (1 << 18)
#define AO_SC_SYS_CTRL1_EXT_PLL_SEL_MSK (1 << 19)
#define AO_SC_SYS_CTRL1_MCU_WDG0_RSTMCU_CFG_MSK (1 << 20)
#define AO_SC_SYS_CTRL1_USIM0_HPD_DE_BOUNCE_CFG_MSK (1 << 22)
#define AO_SC_SYS_CTRL1_USIM0_HPD_OE_CFG_MSK (1 << 23)
#define AO_SC_SYS_CTRL1_USIM1_HPD_DE_BOUNCE_CFG_MSK (1 << 24)
#define AO_SC_SYS_CTRL1_USIM1_HPD_OE_CFG_MSK (1 << 25)
#define AO_SC_SYS_CTRL1_BUS_DFS_FORE_HD_CFG_MSK (1 << 26)
#define AO_SC_SYS_CTRL1_BUS_DFS_FORE_HD_CFG1_MSK (1 << 27)
#define AO_SC_SYS_CTRL1_USIM0_HPD_OE_SFT_MSK (1 << 28)
#define AO_SC_SYS_CTRL1_USIM1_HPD_OE_SFT_MSK (1 << 29)
#define AO_SC_SYS_CTRL1_MCU_CLKEN_HARDCFG_MSK (1 << 31)
#define AO_SC_SYS_CTRL2_MCU_SFT_RST_STAT_CLEAR (1 << 26)
#define AO_SC_SYS_CTRL2_MCU_WDG0_RST_STAT_CLEAR (1 << 27)
#define AO_SC_SYS_CTRL2_TSENSOR_RST_STAT_CLEAR (1 << 28)
#define AO_SC_SYS_CTRL2_ACPU_WDG_RST_STAT_CLEAR (1 << 29)
#define AO_SC_SYS_CTRL2_MCU_WDG1_RST_STAT_CLEAR (1 << 30)
#define AO_SC_SYS_CTRL2_GLB_SRST_STAT_CLEAR (1 << 31)
#define AO_SC_SYS_STAT0_MCU_RST_STAT (1 << 25)
#define AO_SC_SYS_STAT0_MCU_SOFTRST_STAT (1 << 26)
#define AO_SC_SYS_STAT0_MCU_WDGRST_STAT (1 << 27)
#define AO_SC_SYS_STAT0_TSENSOR_HARDRST_STAT (1 << 28)
#define AO_SC_SYS_STAT0_ACPU_WD_GLB_RST_STAT (1 << 29)
#define AO_SC_SYS_STAT0_CM3_WDG1_RST_STAT (1 << 30)
#define AO_SC_SYS_STAT0_GLB_SRST_STAT (1 << 31)
#define AO_SC_SYS_STAT1_MODE_STATUS (1 << 0)
#define AO_SC_SYS_STAT1_BOOT_SEL_LOCK (1 << 16)
#define AO_SC_SYS_STAT1_FUNC_MODE_LOCK (1 << 17)
#define AO_SC_SYS_STAT1_BOOT_MODE_LOCK (1 << 19)
#define AO_SC_SYS_STAT1_FUN_JTAG_MODE_OUT (1 << 20)
#define AO_SC_SYS_STAT1_SECURITY_BOOT_FLG (1 << 27)
#define AO_SC_SYS_STAT1_EFUSE_NANDBOOT_MSK (1 << 28)
#define AO_SC_SYS_STAT1_EFUSE_NAND_BITWIDE (1 << 29)
#define AO_SC_PERIPH_RSTDIS4_RESET_MCU_ECTR_N (1 << 0)
#define AO_SC_PERIPH_RSTDIS4_RESET_MCU_SYS_N (1 << 1)
#define AO_SC_PERIPH_RSTDIS4_RESET_MCU_POR_N (1 << 2)
#define AO_SC_PERIPH_RSTDIS4_RESET_MCU_DAP_N (1 << 3)
#define AO_SC_PERIPH_RSTDIS4_PRESET_CM3_TIMER0_N (1 << 4)
#define AO_SC_PERIPH_RSTDIS4_PRESET_CM3_TIMER1_N (1 << 5)
#define AO_SC_PERIPH_RSTDIS4_PRESET_CM3_WDT0_N (1 << 6)
#define AO_SC_PERIPH_RSTDIS4_PRESET_CM3_WDT1_N (1 << 7)
#define AO_SC_PERIPH_RSTDIS4_HRESET_IPC_S_N (1 << 8)
#define AO_SC_PERIPH_RSTDIS4_HRESET_IPC_NS_N (1 << 9)
#define AO_SC_PERIPH_RSTDIS4_PRESET_EFUSEC_N (1 << 10)
#define AO_SC_PERIPH_RSTDIS4_PRESET_WDT0_N (1 << 12)
#define AO_SC_PERIPH_RSTDIS4_PRESET_WDT1_N (1 << 13)
#define AO_SC_PERIPH_RSTDIS4_PRESET_WDT2_N (1 << 14)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER0_N (1 << 15)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER1_N (1 << 16)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER2_N (1 << 17)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER3_N (1 << 18)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER4_N (1 << 19)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER5_N (1 << 20)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER6_N (1 << 21)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER7_N (1 << 22)
#define AO_SC_PERIPH_RSTDIS4_PRESET_TIMER8_N (1 << 23)
#define AO_SC_PERIPH_RSTDIS4_PRESET_UART0_N (1 << 24)
#define AO_SC_PERIPH_RSTDIS4_RESET_RTC0_N (1 << 25)
#define AO_SC_PERIPH_RSTDIS4_RESET_RTC1_N (1 << 26)
#define AO_SC_PERIPH_RSTDIS4_PRESET_PMUSSI_N (1 << 27)
#define AO_SC_PERIPH_RSTDIS4_RESET_JTAG_AUTH_N (1 << 28)
#define AO_SC_PERIPH_RSTDIS4_RESET_CS_DAPB_ON_N (1 << 29)
#define AO_SC_PERIPH_RSTDIS4_MDM_SUBSYS_GLB (1 << 30)
#define AO_SC_PERIPH_CLKEN4_HCLK_MCU (1 << 0)
#define AO_SC_PERIPH_CLKEN4_CLK_MCU_DAP (1 << 3)
#define AO_SC_PERIPH_CLKEN4_PCLK_CM3_TIMER0 (1 << 4)
#define AO_SC_PERIPH_CLKEN4_PCLK_CM3_TIMER1 (1 << 5)
#define AO_SC_PERIPH_CLKEN4_PCLK_CM3_WDT0 (1 << 6)
#define AO_SC_PERIPH_CLKEN4_PCLK_CM3_WDT1 (1 << 7)
#define AO_SC_PERIPH_CLKEN4_HCLK_IPC_S (1 << 8)
#define AO_SC_PERIPH_CLKEN4_HCLK_IPC_NS (1 << 9)
#define AO_SC_PERIPH_CLKEN4_PCLK_EFUSEC (1 << 10)
#define AO_SC_PERIPH_CLKEN4_PCLK_TZPC (1 << 11)
#define AO_SC_PERIPH_CLKEN4_PCLK_WDT0 (1 << 12)
#define AO_SC_PERIPH_CLKEN4_PCLK_WDT1 (1 << 13)
#define AO_SC_PERIPH_CLKEN4_PCLK_WDT2 (1 << 14)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER0 (1 << 15)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER1 (1 << 16)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER2 (1 << 17)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER3 (1 << 18)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER4 (1 << 19)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER5 (1 << 20)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER6 (1 << 21)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER7 (1 << 22)
#define AO_SC_PERIPH_CLKEN4_PCLK_TIMER8 (1 << 23)
#define AO_SC_PERIPH_CLKEN4_CLK_UART0 (1 << 24)
#define AO_SC_PERIPH_CLKEN4_CLK_RTC0 (1 << 25)
#define AO_SC_PERIPH_CLKEN4_CLK_RTC1 (1 << 26)
#define AO_SC_PERIPH_CLKEN4_PCLK_PMUSSI (1 << 27)
#define AO_SC_PERIPH_CLKEN4_CLK_JTAG_AUTH (1 << 28)
#define AO_SC_PERIPH_CLKEN4_CLK_CS_DAPB_ON (1 << 29)
#define AO_SC_PERIPH_CLKEN4_CLK_PDM (1 << 30)
#define AO_SC_PERIPH_CLKEN4_CLK_SSI_PAD (1 << 31)
#define AO_SC_PERIPH_CLKEN5_PCLK_PMUSSI_CCPU (1 << 0)
#define AO_SC_PERIPH_CLKEN5_PCLK_EFUSEC_CCPU (1 << 1)
#define AO_SC_PERIPH_CLKEN5_HCLK_IPC_CCPU (1 << 2)
#define AO_SC_PERIPH_CLKEN5_HCLK_IPC_NS_CCPU (1 << 3)
#define AO_SC_PERIPH_CLKEN5_PCLK_PMUSSI_MCU (1 << 16)
#define AO_SC_PERIPH_CLKEN5_PCLK_EFUSEC_MCU (1 << 17)
#define AO_SC_PERIPH_CLKEN5_HCLK_IPC_MCU (1 << 18)
#define AO_SC_PERIPH_CLKEN5_HCLK_IPC_NS_MCU (1 << 19)
#define AO_SC_MCU_SUBSYS_CTRL3_RCLK_3 0x003
#define AO_SC_MCU_SUBSYS_CTRL3_RCLK_MASK 0x007
#define AO_SC_MCU_SUBSYS_CTRL3_CSSYS_CTRL_PROT (1 << 3)
#define AO_SC_MCU_SUBSYS_CTRL3_TCXO_AFC_OEN_CRG (1 << 4)
#define AO_SC_MCU_SUBSYS_CTRL3_AOB_IO_SEL18_USIM1 (1 << 8)
#define AO_SC_MCU_SUBSYS_CTRL3_AOB_IO_SEL18_USIM0 (1 << 9)
#define AO_SC_MCU_SUBSYS_CTRL3_AOB_IO_SEL18_SD (1 << 10)
#define AO_SC_MCU_SUBSYS_CTRL3_MCU_SUBSYS_CTRL3_RESERVED (1 << 11)
#define PCLK_TIMER1 (1 << 16)
#define PCLK_TIMER0 (1 << 15)
#endif /* __HI6220_AO_H__ */
|
