aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/dts/zynq-cse-qspi-stacked.dts
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/dts/zynq-cse-qspi-stacked.dts')
-rw-r--r--arch/arm/dts/zynq-cse-qspi-stacked.dts22
1 files changed, 22 insertions, 0 deletions
diff --git a/arch/arm/dts/zynq-cse-qspi-stacked.dts b/arch/arm/dts/zynq-cse-qspi-stacked.dts
new file mode 100644
index 0000000000..47859f7ea8
--- /dev/null
+++ b/arch/arm/dts/zynq-cse-qspi-stacked.dts
@@ -0,0 +1,22 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Xilinx CSE QSPI Quad Stacked DTS
+ *
+ * Copyright (C) 2015 - 2017 Xilinx, Inc.
+ */
+
+#include "zynq-cse-qspi.dtsi"
+
+/ {
+ model = "Zynq CSE QSPI STACKED Board";
+};
+
+&qspi {
+ num-cs = <2>;
+};
+
+&flash0 {
+ reg = <0>, <1>;
+ stacked-memories = /bits/ 64 <0x1000000 0x1000000>; /* 16MB */
+ spi-rx-bus-width = <4>;
+};