arch/arm/dts/zynq-cse-qspi-x2-stacked.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

// SPDX-License-Identifier: GPL-2.0+
/*
 * Xilinx CSE QSPI x2 Stacked DTS
 *
 * Copyright (C) 2015 - 2017 Xilinx, Inc.
 */

#include "zynq-cse-qspi.dtsi"

/ {
	model = "Zynq CSE QSPI X2 STACKED Board";
};

&qspi {
	num-cs = <2>;
};

&flash0 {
	reg = <0>, <1>;
	stacked-memories = /bits/ 64 <0x1000000 0x1000000>; /* 16MB */
	spi-rx-bus-width = <2>;
};