blob: b9d8b5e57b5a7f9c80a1b8fde9d4d2033b46106e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
// SPDX-License-Identifier: GPL-2.0
/*
* arch/arm/cpu/armv7/rmobile/cpu_info-rcar.c
*
* Copyright (C) 2013,2014 Renesas Electronics Corporation
*/
#include <asm/io.h>
#define PRR_MASK 0x7fff
#define R8A7796_REV_1_0 0x5200
#define R8A7796_REV_1_1 0x5210
#define R8A7796_REV_1_3 0x5211
#define R8A77995_REV_1_1 0x5810
static u32 rmobile_get_prr(void)
{
if (IS_ENABLED(CONFIG_RCAR_64))
return readl(0xFFF00044);
return readl(0xFF000044);
}
u32 rmobile_get_cpu_type(void)
{
return (rmobile_get_prr() & 0x00007F00) >> 8;
}
u32 rmobile_get_cpu_rev_integer(void)
{
const u32 prr = rmobile_get_prr();
const u32 rev = prr & PRR_MASK;
if (rev == R8A7796_REV_1_1 || rev == R8A7796_REV_1_3 ||
rev == R8A77995_REV_1_1)
return 1;
else
return ((prr & 0x000000F0) >> 4) + 1;
}
u32 rmobile_get_cpu_rev_fraction(void)
{
const u32 prr = rmobile_get_prr();
const u32 rev = prr & PRR_MASK;
if (rev == R8A7796_REV_1_1 || rev == R8A77995_REV_1_1)
return 1;
else if (rev == R8A7796_REV_1_3)
return 3;
else
return prr & 0x0000000F;
}
|
