aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
5 daysPerform implicit checks on store instructionsupstream-mainChris Jones
2024-04-16Check ld* functions for failure (#92)Chris Jones
2024-02-23Support PMULL for 1Q destination vectors (#91)mmc28a
2024-02-15Add support for implicit checks (#86)Chris Jones
2024-02-09Ensure the `threaded_tests` module can be imported safely (#90)Pierre Langlois
2024-02-09Fix some portability and build problems (#89)mmc28a
2024-02-01Update clang tools to version 11+ (#87)mmc28a
2024-01-17Update tools to python3 (#85)snickolls-arm
2023-12-08Update code coverage (#83)Chris Jones
2023-12-08Update to C++17 (#82)Chris Jones
2023-12-08Add a debugger to VIXL simulator (#81)Chris Jones
2023-09-13Add branch interception to VIXL simulator (#77)Chris Jones
2023-08-15Fixes post-index vector loadstore writeback (#76)Ryan Houdek
2023-06-20Improve SIMD & FP constant materialization (#74)Anton Kirilov
2023-06-14Update code coverage record (#73)mmc28a
2023-05-30Update comment to match the macro name (#72)scribam
2023-05-16Define PrintVector function only when necessary (#70)scribam
2023-05-09Small optimisation for Assembler::Emit (#71)mmc28a
2023-03-16Add support for CSSC instructions (#69)mmc28a
2023-03-16Update instruction decoder (#68)mmc28a
2023-02-24Fix BIC macro assembler definition to be non-commutative (#66)Richard Neill
2023-02-24Update code coverage record (#67)mmc28a
2023-02-08Regression test for SVE loads/stores with sp base address (#65)mmc28a
2023-01-18Fix pointer authentication modifier source register (#61)mmc28a
2023-01-18Restore FPCR after modifying it in a test.Jacob Bramley
2023-01-17Fix register trace involving sp and xzr (#59)mmc28a
2023-01-03Fix incorrect instruction mappings (#58)André Bargull
2022-11-18simulator-aarch64: Fix use of zero register in several SVE load/stores (#47)Mai
2022-11-16aarch64: Allow testing for the presence of SVE FEAT_EBF16 (#57)Mai
2022-11-11Add regression test for movprfx/ext and fix splice (#56)mmc28a
2022-11-09instructions-aarch64: Handle destructive EXT in CanTakeSVEMovprfx (#55)Mai
2022-11-02Tidy up System instruction simulation (#54)mmc28a
2022-11-01Regression test for XTN fix (#52)mmc28a
2022-10-25Use correct format specifier in one of the examples (#51)Georgia Kouveli
2022-10-19logic-aarch64: Fix register clearing bug in extractnarrow (#49)Mai
2022-10-19Update code coverage records (#50)mmc28a
2022-09-27Fix compilation with Microsoft Visual C++ (#46)Anton Kirilov
2022-09-15Fix disassembly of Neon by-element instructions (#45)mmc28a
2022-08-11Merge branch 'main' into mteMartyn Capewell
2022-08-11Update code coverage resultsMartyn Capewell
2022-08-11cpu-features: Update OS queryable hwcaps (#43)Mai
2022-08-10Add support for MOPS instructionsMartyn Capewell
2022-08-04Merge branch 'main' into mteMartyn Capewell
2022-08-03Spelling (#41)Josh Soref
2022-07-26[mte] Fix casts for Mac buildsMartyn Capewell
2022-05-26Update code coverage resultsMartyn Capewell
2022-05-13Simplify disassembler for already decoded mnemonics #5Martyn Capewell
2022-05-13Simplify disassembler for already decoded mnemonics #4Martyn Capewell
2022-05-13Simplify disassembler for already decoded mnemonics #3Martyn Capewell
2022-05-13Simplify disassembler for already decoded mnemonics #2Martyn Capewell