blob: ecd395cbf30e0685e6ee78a31839e2b3cb85a94a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/****************************************************************************
****************************************************************************
***
*** This header was automatically generated from a Linux kernel header
*** of the same name, to make information necessary for userspace to
*** call into the kernel available to libc. It contains only constants,
*** structures, and macros generated from the original header, and thus,
*** contains no copyrightable information.
***
*** To edit the content of this header, modify the corresponding
*** source file (e.g. under external/kernel-headers/original/) then
*** run bionic/libc/kernel/tools/update_all.py
***
*** Any manual change here will be lost the next time this script will
*** be run. You've been warned!
***
****************************************************************************
****************************************************************************/
#ifndef _UAPILINUX_SERIAL_CORE_H
#define _UAPILINUX_SERIAL_CORE_H
#include <linux/serial.h>
#define PORT_NS16550A 14
#define PORT_XSCALE 15
#define PORT_RM9000 16
#define PORT_OCTEON 17
#define PORT_AR7 18
#define PORT_U6_16550A 19
#define PORT_TEGRA 20
#define PORT_XR17D15X 21
#define PORT_LPC3220 22
#define PORT_8250_CIR 23
#define PORT_XR17V35X 24
#define PORT_BRCM_TRUMANAGE 25
#define PORT_ALTR_16550_F32 26
#define PORT_ALTR_16550_F64 27
#define PORT_ALTR_16550_F128 28
#define PORT_RT2880 29
#define PORT_16550A_FSL64 30
#define PORT_PXA 31
#define PORT_AMBA 32
#define PORT_CLPS711X 33
#define PORT_SA1100 34
#define PORT_UART00 35
#define PORT_OWL 36
#define PORT_21285 37
#define PORT_SUNZILOG 38
#define PORT_SUNSAB 39
#define PORT_NPCM 40
#define PORT_TEGRA_TCU 41
#define PORT_ASPEED_VUART 42
#define PORT_PCH_8LINE 44
#define PORT_PCH_2LINE 45
#define PORT_DZ 46
#define PORT_ZS 47
#define PORT_MUX 48
#define PORT_ATMEL 49
#define PORT_MAC_ZILOG 50
#define PORT_PMAC_ZILOG 51
#define PORT_SCI 52
#define PORT_SCIF 53
#define PORT_IRDA 54
#define PORT_S3C2410 55
#define PORT_IP22ZILOG 56
#define PORT_LH7A40X 57
#define PORT_CPM 58
#define PORT_MPC52xx 59
#define PORT_ICOM 60
#define PORT_S3C2440 61
#define PORT_IMX 62
#define PORT_MPSC 63
#define PORT_TXX9 64
#define PORT_S3C2400 67
#define PORT_M32R_SIO 68
#define PORT_JSM 69
#define PORT_SUNHV 72
#define PORT_S3C2412 73
#define PORT_UARTLITE 74
#define PORT_BFIN 75
#define PORT_SB1250_DUART 77
#define PORT_MCF 78
#define PORT_BFIN_SPORT 79
#define PORT_MN10300 80
#define PORT_MN10300_CTS 81
#define PORT_SC26XX 82
#define PORT_SCIFA 83
#define PORT_S3C6400 84
#define PORT_NWPSERIAL 85
#define PORT_MAX3100 86
#define PORT_TIMBUART 87
#define PORT_MSM 88
#define PORT_BCM63XX 89
#define PORT_APBUART 90
#define PORT_ALTERA_JTAGUART 91
#define PORT_ALTERA_UART 92
#define PORT_SCIFB 93
#define PORT_MAX310X 94
#define PORT_DA830 95
#define PORT_OMAP 96
#define PORT_VT8500 97
#define PORT_XUARTPS 98
#define PORT_AR933X 99
#define PORT_MCHP16550A 100
#define PORT_ARC 101
#define PORT_RP2 102
#define PORT_LPUART 103
#define PORT_HSCIF 104
#define PORT_ASC 105
#define PORT_TILEGX 106
#define PORT_MEN_Z135 107
#define PORT_SC16IS7XX 108
#define PORT_MESON 109
#define PORT_DIGICOLOR 110
#define PORT_SPRD 111
#define PORT_CRIS 112
#define PORT_STM32 113
#define PORT_MVEBU 114
#define PORT_PIC32 115
#define PORT_MPS2UART 116
#define PORT_MTK_BTIF 117
#define PORT_RDA 118
#define PORT_MLB_USIO 119
#define PORT_SIFIVE_V0 120
#define PORT_SUNIX 121
#define PORT_LINFLEXUART 122
#define PORT_SUNPLUS 123
#endif
|
