aboutsummaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2023-09-25[arch][arm64] Fix mmu_unmap issue when FEAT_TTL is implementedMichael Shavit
2023-06-08[riscv][clang] Use a CSR name instead of a numeric expressionAlex Richardson
2023-06-07[x86][clang] Allow clang to evaluate isr_stub_lenAlex Richardson
2023-06-07[x86][clang] Make return mnemonic compatible with clangAlex Richardson
2023-06-01[arm64] Allow assembling with clangAlex Richardson
2023-06-01[arch][arm-m][systick] Update for monotonicityAaron Odell
2023-06-01[scripts][python] Move a few more scripts from python2 to python3Travis Geiselbrecht
2023-05-20[arch][x86] Change the cache line size to 64 bytesPedro Falcato
2023-04-23[arch][arm-m] Add Cortex M55 supportAaron Odell
2023-04-23[arm64][clang] Silence a register size mismatch warningAlex Richardson
2023-03-06WIP [target][visionfive2] Add initial support for a VisionFive 2 RISC-V boardTravis Geiselbrecht
2023-02-18[arch][riscv] Add more defines and optimize fpu context switchTravis Geiselbrecht
2023-02-18[arch][riscv] a few small tweaksTravis Geiselbrecht
2022-11-02[arch][x86][mmu] update how mmu code accesses physical pagesTravis Geiselbrecht
2022-11-02[arch][x86] general cleanupTravis Geiselbrecht
2022-11-02[arch][x86][mmu] fix unmap routines to actually workTravis Geiselbrecht
2022-10-23[make] add a way for a module to opt into additional warningsTravis Geiselbrecht
2022-10-23[arch][mmu] add another routine to query if the arch supports user aspacesTravis Geiselbrecht
2022-10-23[kernel][vm] add error handling with failed arch mmu mappingsTravis Geiselbrecht
2022-10-23[arch][x86] remove an extra printf left in the x86 mmu codeTravis Geiselbrecht
2022-10-23[arch][x86] clean up of mmu codeTravis Geiselbrecht
2022-10-21[arch][mmu][tests] slight tweaksTravis Geiselbrecht
2022-10-21[arch][tests] add a way to query some arch mmu featuresTravis Geiselbrecht
2022-10-20[arch][mmu] remove arch_mmu_disable which is currently unusedTravis Geiselbrecht
2022-10-20[arch][mmu][test] change the arch mmu test file to c++Travis Geiselbrecht
2022-10-19[arch][mmu][test] update a few of the expects to asserts in these testsTravis Geiselbrecht
2022-10-19[arch][x86] fix a bug in the unmap routine on 32bit mmu codeTravis Geiselbrecht
2022-10-19[arch][x86][32] fix a bug in the exception reportTravis Geiselbrecht
2022-10-19[arch][x86][fpu] clean up the fpu init code to print info laterTravis Geiselbrecht
2022-10-19[arch][x86] clean up a bit of the cpuid detectionTravis Geiselbrecht
2022-10-19[arch][x86] no need to "memory" clobber simple in instructionsTravis Geiselbrecht
2022-10-18[arch][x86][cpuid] clamp number of cpuid entries to read at bootTravis Geiselbrecht
2022-10-18[arch][x86] fix up some in instruction macrosTravis Geiselbrecht
2022-08-07[platform][pc] move the multiboot header into generic spaceTravis Geiselbrecht
2022-08-07[platform][pc] update the multiboot memory detection codeTravis Geiselbrecht
2022-07-24[arch][x86] drop march to x86-64Travis Geiselbrecht
2022-07-24[arch][x86][fpu] spiff up the fpu code to detect things more cleanlyTravis Geiselbrecht
2022-07-24[arch][x86] add more comprehensive feature bit routineTravis Geiselbrecht
2022-07-22[arch][arm64] determine the correct TCR_EL1.IPS at runtimePeter Collingbourne
2022-07-22[make] define and undefine some make variablesTravis Geiselbrecht
2022-07-22[arch][riscv64] fix build with older toolchains (gcc 7.5.0)Travis Geiselbrecht
2022-07-17[arch][riscv] add fpu context switch supportTravis Geiselbrecht
2022-07-17[arch][fpu] add ability to specify per file or module if code needs fpuTravis Geiselbrecht
2022-07-17[arch][arm64] replace the trampoline translation table with a trampoline VBARPeter Collingbourne
2022-07-17[arch][arm64] update some comments in assemblyTravis Geiselbrecht
2022-07-17[arch][arm64] cache maintainance on page tables during bootAaron Odell
2022-05-29[arch][riscv] more interrupt cause debugging stringsTravis Geiselbrecht
2022-05-29[arch][riscv][sbi] add the pmu extension, tweak boot messages, qemu-virt use ...Travis Geiselbrecht
2022-05-22[arch][riscv] add -misa-spec=2.2 to the compile switchesTravis Geiselbrecht
2022-05-13[arch][riscv] C++ header guard the core riscv headerTravis Geiselbrecht
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-07 15:19:32 +0000