1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
/*
* Copyright (c) 2017 The WebM project authors. All Rights Reserved.
*
* Use of this source code is governed by a BSD-style license
* that can be found in the LICENSE file in the root of the source
* tree. An additional intellectual property rights grant can be found
* in the file PATENTS. All contributing project authors may
* be found in the AUTHORS file in the root of the source tree.
*/
#include <arm_neon.h>
#include "./vpx_config.h"
#include "./vpx_dsp_rtcd.h"
#include "vpx_dsp/txfm_common.h"
#include "vpx_dsp/vpx_dsp_common.h"
#include "vpx_dsp/arm/idct_neon.h"
#include "vpx_dsp/arm/fdct_neon.h"
#include "vpx_dsp/arm/mem_neon.h"
#include "vpx_dsp/arm/transpose_neon.h"
#include "vpx_dsp/arm/fdct4x4_neon.h"
void vpx_fdct4x4_neon(const int16_t *input, tran_low_t *final_output,
int stride) {
// input[M * stride] * 16
int16x4_t in[4];
in[0] = vshl_n_s16(vld1_s16(input + 0 * stride), 4);
in[1] = vshl_n_s16(vld1_s16(input + 1 * stride), 4);
in[2] = vshl_n_s16(vld1_s16(input + 2 * stride), 4);
in[3] = vshl_n_s16(vld1_s16(input + 3 * stride), 4);
// If the very first value != 0, then add 1.
if (input[0] != 0) {
const int16x4_t one = vreinterpret_s16_s64(vdup_n_s64(1));
in[0] = vadd_s16(in[0], one);
}
vpx_fdct4x4_pass1_neon(in);
vpx_fdct4x4_pass2_neon(in);
{
// Not quite a rounding shift. Only add 1 despite shifting by 2.
const int16x8_t one = vdupq_n_s16(1);
int16x8_t out_01 = vcombine_s16(in[0], in[1]);
int16x8_t out_23 = vcombine_s16(in[2], in[3]);
out_01 = vshrq_n_s16(vaddq_s16(out_01, one), 2);
out_23 = vshrq_n_s16(vaddq_s16(out_23, one), 2);
store_s16q_to_tran_low(final_output + 0 * 8, out_01);
store_s16q_to_tran_low(final_output + 1 * 8, out_23);
}
}
#if CONFIG_VP9_HIGHBITDEPTH
void vpx_highbd_fdct4x4_neon(const int16_t *input, tran_low_t *final_output,
int stride) {
const int32x4_t const_one = vdupq_n_s32(1);
// input[M * stride] * 16
int32x4_t in[4];
in[0] = vshll_n_s16(vld1_s16(input + 0 * stride), 4);
in[1] = vshll_n_s16(vld1_s16(input + 1 * stride), 4);
in[2] = vshll_n_s16(vld1_s16(input + 2 * stride), 4);
in[3] = vshll_n_s16(vld1_s16(input + 3 * stride), 4);
// If the very first value != 0, then add 1.
if (input[0] != 0) {
static const int32_t k1000[4] = { 1, 0, 0, 0 };
in[0] = vaddq_s32(in[0], vld1q_s32(k1000));
}
vpx_highbd_fdct4x4_pass1_neon(in);
vpx_highbd_fdct4x4_pass1_neon(in);
{
// Not quite a rounding shift. Only add 1 despite shifting by 2.
in[0] = vshrq_n_s32(vaddq_s32(in[0], const_one), 2);
in[1] = vshrq_n_s32(vaddq_s32(in[1], const_one), 2);
in[2] = vshrq_n_s32(vaddq_s32(in[2], const_one), 2);
in[3] = vshrq_n_s32(vaddq_s32(in[3], const_one), 2);
vst1q_s32(final_output, in[0]);
vst1q_s32(final_output + 4, in[1]);
vst1q_s32(final_output + 8, in[2]);
vst1q_s32(final_output + 12, in[3]);
}
}
#endif // CONFIG_VP9_HIGHBITDEPTH
|
