diff options
author | Tim Murray <timmurray@google.com> | 2014-04-30 09:57:14 -0700 |
---|---|---|
committer | Tim Murray <timmurray@google.com> | 2014-04-30 09:57:14 -0700 |
commit | 3878b1bfaa285b099422daca1a13e62ca3f8debb (patch) | |
tree | c8029e4763a4277b77adb8f00a700685908bf5fd /lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp | |
parent | e46ff6d7873f9609cb153c6dc73b2e0d95504f90 (diff) | |
parent | 3fa0a85ce8cf7324cf0135acfcf6687b157d14e3 (diff) | |
download | llvm_35a-3878b1bfaa285b099422daca1a13e62ca3f8debb.tar.gz |
Merge remote-tracking branch 'upstream/master' into rebase
Diffstat (limited to 'lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp')
-rw-r--r-- | lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp | 19 |
1 files changed, 10 insertions, 9 deletions
diff --git a/lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp b/lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp index 2ada4a4cf9..0fc559c5cf 100644 --- a/lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp +++ b/lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp @@ -137,9 +137,10 @@ static DecodeStatus DecodeBaseAddSubImm(llvm::MCInst &Inst, uint32_t insn, static DecodeStatus DecodeUnconditionalBranch(llvm::MCInst &Inst, uint32_t insn, uint64_t Address, const void *Decoder); -static DecodeStatus DecodeSystemCPSRInstruction(llvm::MCInst &Inst, - uint32_t insn, uint64_t Address, - const void *Decoder); +static DecodeStatus DecodeSystemPStateInstruction(llvm::MCInst &Inst, + uint32_t insn, + uint64_t Address, + const void *Decoder); static DecodeStatus DecodeTestAndBranch(llvm::MCInst &Inst, uint32_t insn, uint64_t Address, const void *Decoder); static DecodeStatus DecodeSIMDLdStPost(llvm::MCInst &Inst, uint32_t insn, @@ -1408,20 +1409,20 @@ static DecodeStatus DecodeUnconditionalBranch(llvm::MCInst &Inst, uint32_t insn, return Success; } -static DecodeStatus DecodeSystemCPSRInstruction(llvm::MCInst &Inst, - uint32_t insn, uint64_t Addr, - const void *Decoder) { +static DecodeStatus DecodeSystemPStateInstruction(llvm::MCInst &Inst, + uint32_t insn, uint64_t Addr, + const void *Decoder) { uint64_t op1 = fieldFromInstruction(insn, 16, 3); uint64_t op2 = fieldFromInstruction(insn, 5, 3); uint64_t crm = fieldFromInstruction(insn, 8, 4); - uint64_t cpsr_field = (op1 << 3) | op2; + uint64_t pstate_field = (op1 << 3) | op2; - Inst.addOperand(MCOperand::CreateImm(cpsr_field)); + Inst.addOperand(MCOperand::CreateImm(pstate_field)); Inst.addOperand(MCOperand::CreateImm(crm)); bool ValidNamed; - (void)ARM64PState::PStateMapper().toString(cpsr_field, ValidNamed); + (void)ARM64PState::PStateMapper().toString(pstate_field, ValidNamed); return ValidNamed ? Success : Fail; } |